|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
http://pan.baidu.com/s/1kToiYV1
9 ~* R. p( }9 J/ w' X5 |1 `2 o5 @
0 k& u Y2 f9 F% Z/ X) t8 I8 S; ~ B; j5 h9 V& i- ~, N
DATE: 08-22-2014 HOTFIX VERSION: 0346 h# w$ F S' y
===================================================================================================================================
7 D$ ~" }# i+ w. n% } F( C GCCRID PRODUCT PRODUCTLEVEL2 TITLE
; g1 t# y) |7 J$ p, g' G===================================================================================================================================
. y" a3 K8 \9 `+ ~7 L932528 CONCEPT_HDL OTHER Ability to handle reusemodule in soft reuse blocks.
! k/ q* }! y: d/ h& l7 W: r1 s% X1137838 FSP GUI Ability to add notes to the canvas9 `+ H+ g6 z' i' c: j- j
1274382 ALLEGRO_EDITOR OTHER Retaining rats at the end of the clines or vias8 b6 S1 C2 l7 k5 I$ b( l
1283575 FSP DE-HDL_SCHEMATIC Force Schegen to use symbols from released library, ]# L% [5 w8 J6 K: _
1296331 CONCEPT_HDL COMP_BROWSER CSV export no longer works properly from Component Browser
/ F/ w: _' p# C% F; Q1297855 F2B DESIGNSYNC ds -automode error
, h [# |+ m& t( G8 t% o1298028 CONCEPT_HDL CREFER CreferHDL crashes" E3 {/ z e2 W( s& Z
1299607 SIG_INTEGRITY OTHER AutoModel should generate ESpice models for illegal values
$ r9 b Y- l8 |1299609 CONCEPT_HDL OTHER AutoModel should make an ESpice model for a 3 pin Capacitor
: _# ~( `- }! w% D1302013 ALLEGRO_EDITOR EDIT_ETCH AiBT Crashes Allegro for nets having T points
! r# X0 x2 u& G& G1302209 SPIF OTHER Can't Export to Router and create a Specctra file.
6 S- y1 V4 G4 W1302242 F2B PACKAGERXL Packaging a hierarchical project does not create a full pstdmodeldat file
& P# @4 l) G! s5 w0 s' n9 T2 S, ]) P1302285 SCM CONN_SERVER DSCS-120: Failed to open file <filename.xcon> in write mode
( W" W$ q! @' _. |! n7 Y( L0 e1302310 ALLEGRO_EDITOR INTERFACES Need way to have user defined license packages win over Cadence products.' @7 |$ r4 h# G0 ~ M1 ^0 k* u
1302638 F2B PACKAGERXL Function swaps are not backannotated into the schematic
& \0 E, q7 h2 ?5 m! V1303170 SIP_LAYOUT DIE_STACK_EDITOR Using Die Properties to move a die to the bottom side causes some entities to disacociate from the part
8 r& o$ h/ Z& {7 P6 H* c" k1303214 CONCEPT_HDL CORE DEHDL crashes
+ \- Z9 U/ ^1 A% H1303219 ALLEGRO_EDITOR COLOR The user preference variable color_dlg_auto_apply changes the colors in the Display category
3 w J% c% `; U0 F1303685 CONCEPT_HDL CORE DEHDL crashes when I save page 3: t" W4 m# A& D7 _! I% t, N4 t
1303897 CONCEPT_HDL CORE Tool crashes intermittently when editing top-level schematic, ]7 b; D) E+ P& _
1304656 APD PLATING_BAR Add Plating Bar command convert the Clines having Arcs to 45 Degree segments
) S% W2 W0 W F$ u1306467 CONCEPT_HDL CORE Concepthdl crashes during model assignmnt8 W" s, X5 C5 V4 S. J, `. O
( ~7 @! E1 B6 \( k
4 {, o% Q: G5 R
功能上的更新了 color_dlg_auto_apply 应用；勾选了此项后；设置颜色时不需要点击应用按钮了；显示很直观哦# }7 M: q! X- y0 x. |+ |2 M: X' W
大家来试试吧
3 v) P' l: f) ~3 @7 M; Z$ ~! D8 m+ r不足之处就是出钻孔文件导入cam350时单位精度还是有问题的；特别是勾选了CAM350后比例更加有问题。
$ P& A* m4 E! ^' l# Q- s! O2 ^$ W |
|
/1 
发表于 2014-8-25 20:15
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
