|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
http://pan.baidu.com/s/1kToiYV1
8 d: J3 h" n0 y ?. Q: x: |# H- L/ J& f) T8 b
6 V/ `% e; @& v/ V7 _
DATE: 08-22-2014 HOTFIX VERSION: 034
}! H* T9 g9 L8 t===================================================================================================================================
1 s2 [! _8 X- v- jCCRID PRODUCT PRODUCTLEVEL2 TITLE
; d# K- O9 `9 C" O1 h; S===================================================================================================================================
0 k* j9 z( u# V" Z G/ Q/ C. x8 F932528 CONCEPT_HDL OTHER Ability to handle reusemodule in soft reuse blocks.. F" s5 j( S( f
1137838 FSP GUI Ability to add notes to the canvas
% t( `# c7 f1 V7 ]3 W1274382 ALLEGRO_EDITOR OTHER Retaining rats at the end of the clines or vias2 R# z) L2 Q, k& m+ ~1 G; q$ ~
1283575 FSP DE-HDL_SCHEMATIC Force Schegen to use symbols from released library4 S2 v ~* {1 E% A( r
1296331 CONCEPT_HDL COMP_BROWSER CSV export no longer works properly from Component Browser( O M! B: `) z4 P$ {
1297855 F2B DESIGNSYNC ds -automode error
& ]( P6 L* y x+ h4 ?3 i1298028 CONCEPT_HDL CREFER CreferHDL crashes/ ~, \* u; b) g Q! [7 l5 o. N& Q( |- t
1299607 SIG_INTEGRITY OTHER AutoModel should generate ESpice models for illegal values
|+ u! n% Y" B+ L+ i1299609 CONCEPT_HDL OTHER AutoModel should make an ESpice model for a 3 pin Capacitor
" b8 C3 n3 \3 Q3 O1302013 ALLEGRO_EDITOR EDIT_ETCH AiBT Crashes Allegro for nets having T points
, ? ^* g- f" s% Q! A( Y1302209 SPIF OTHER Can't Export to Router and create a Specctra file.8 j3 O3 s' u9 I; k/ G
1302242 F2B PACKAGERXL Packaging a hierarchical project does not create a full pstdmodeldat file. |' f0 G" y/ \1 |
1302285 SCM CONN_SERVER DSCS-120: Failed to open file <filename.xcon> in write mode
2 J Q4 e+ T" i. O6 c6 ~+ x8 E1302310 ALLEGRO_EDITOR INTERFACES Need way to have user defined license packages win over Cadence products.
& f/ Y( ] F7 W8 Q$ g2 e1302638 F2B PACKAGERXL Function swaps are not backannotated into the schematic
4 @( ~; [3 X0 n1303170 SIP_LAYOUT DIE_STACK_EDITOR Using Die Properties to move a die to the bottom side causes some entities to disacociate from the part( a( }7 D8 A, a7 D
1303214 CONCEPT_HDL CORE DEHDL crashes$ b, g$ Z4 [1 ?' l7 o- H+ W
1303219 ALLEGRO_EDITOR COLOR The user preference variable color_dlg_auto_apply changes the colors in the Display category
- m, L/ \+ n& L4 L1303685 CONCEPT_HDL CORE DEHDL crashes when I save page 3
8 W! l+ X& r- w& w' m8 K: A. G1303897 CONCEPT_HDL CORE Tool crashes intermittently when editing top-level schematic
; Q( F& L" U7 I. z1304656 APD PLATING_BAR Add Plating Bar command convert the Clines having Arcs to 45 Degree segments
9 v8 }- t, H; }! h9 R2 ^) B5 i1306467 CONCEPT_HDL CORE Concepthdl crashes during model assignmnt
" e. {" |0 a8 d& [$ M- x
& Z$ x' L; [" f" R
2 E/ O6 h1 R7 K w0 Q3 t功能上的更新了 color_dlg_auto_apply 应用；勾选了此项后；设置颜色时不需要点击应用按钮了；显示很直观哦, i E& D! l1 i9 x8 S" e
大家来试试吧# b- v# i" L5 V9 X! O( C2 H
不足之处就是出钻孔文件导入cam350时单位精度还是有问题的；特别是勾选了CAM350后比例更加有问题。
; H+ i- g; A& F# ^3 @/ d$ I& c) V |
|
/1 
发表于 2014-8-25 20:15
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
