|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
http://pan.baidu.com/s/1kToiYV1
5 M4 @! j0 |( r* V
s* |( F1 y* Z
7 H+ P+ E b1 a* Q( J" W1 @DATE: 08-22-2014 HOTFIX VERSION: 034
! E2 o0 U5 m3 W6 f" u5 H===================================================================================================================================: J1 U2 s( `, }$ r6 i
CCRID PRODUCT PRODUCTLEVEL2 TITLE4 ?- W( {5 C; M) V; c9 p
===================================================================================================================================
( ~% z, J$ J( e932528 CONCEPT_HDL OTHER Ability to handle reusemodule in soft reuse blocks.# g% e; V- ]. [- l
1137838 FSP GUI Ability to add notes to the canvas
4 ~6 N, ?. \- t1274382 ALLEGRO_EDITOR OTHER Retaining rats at the end of the clines or vias
; a" x; n; K( P4 Q) q$ D1283575 FSP DE-HDL_SCHEMATIC Force Schegen to use symbols from released library: ?8 O0 m6 K4 _, H0 x1 F
1296331 CONCEPT_HDL COMP_BROWSER CSV export no longer works properly from Component Browser. |7 X- N6 v- b# |' J+ C l% a
1297855 F2B DESIGNSYNC ds -automode error8 B2 S0 M9 A3 k7 L) n
1298028 CONCEPT_HDL CREFER CreferHDL crashes
0 e, ?, e& L* | F0 y2 K9 p1299607 SIG_INTEGRITY OTHER AutoModel should generate ESpice models for illegal values# s+ n' T8 e9 w. D8 M) ]
1299609 CONCEPT_HDL OTHER AutoModel should make an ESpice model for a 3 pin Capacitor
, t* ~6 X$ W) Q2 i1302013 ALLEGRO_EDITOR EDIT_ETCH AiBT Crashes Allegro for nets having T points5 e' X" Q! b" K1 t) ~
1302209 SPIF OTHER Can't Export to Router and create a Specctra file./ x- f$ I/ d4 n9 w: d6 ~) D/ c( j) K
1302242 F2B PACKAGERXL Packaging a hierarchical project does not create a full pstdmodeldat file
5 C. c& b# `' R% F1302285 SCM CONN_SERVER DSCS-120: Failed to open file <filename.xcon> in write mode
( s# O7 K/ r. r5 k1 s. i3 T' L1302310 ALLEGRO_EDITOR INTERFACES Need way to have user defined license packages win over Cadence products.+ J4 D& P+ \% j+ q1 K
1302638 F2B PACKAGERXL Function swaps are not backannotated into the schematic
3 z; q: }' K) U9 L0 _; X# v% S. h" \1303170 SIP_LAYOUT DIE_STACK_EDITOR Using Die Properties to move a die to the bottom side causes some entities to disacociate from the part
+ G' {2 P& {& ~1303214 CONCEPT_HDL CORE DEHDL crashes
/ F1 V5 V3 H: ~8 y1303219 ALLEGRO_EDITOR COLOR The user preference variable color_dlg_auto_apply changes the colors in the Display category
4 w C% P. Y4 ?4 ^1303685 CONCEPT_HDL CORE DEHDL crashes when I save page 3
0 T7 E; L) r4 ~5 A9 h! ~1303897 CONCEPT_HDL CORE Tool crashes intermittently when editing top-level schematic& R( m( ^2 A" c' P5 F
1304656 APD PLATING_BAR Add Plating Bar command convert the Clines having Arcs to 45 Degree segments
6 n+ h/ o0 C+ X: S) `+ c) [1306467 CONCEPT_HDL CORE Concepthdl crashes during model assignmnt
6 O1 \8 z' {" a, U( H& @" T2 X* K6 C' _; q7 p9 |$ n3 {
4 \2 E4 t3 u: u% V; B- h$ c! e
功能上的更新了 color_dlg_auto_apply 应用；勾选了此项后；设置颜色时不需要点击应用按钮了；显示很直观哦
! p9 ]' {' u( j& L大家来试试吧
7 _& d2 c- d n8 `不足之处就是出钻孔文件导入cam350时单位精度还是有问题的；特别是勾选了CAM350后比例更加有问题。, m- l! P/ A" ^/ S" R8 n
|
|
/1 
发表于 2014-8-25 20:15
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
