|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
http://pan.baidu.com/s/1kToiYV1. _2 P+ y+ d5 H$ |: _, M6 I
# F9 z* b- Z; a n! D- r
" f/ q9 y0 G) [7 F
DATE: 08-22-2014 HOTFIX VERSION: 034
, b' U+ K, K0 T% D2 b! m2 _7 s3 b===================================================================================================================================; i. x4 T \: l* H( H+ k
CCRID PRODUCT PRODUCTLEVEL2 TITLE
7 _; c( h5 k3 z) P1 k) y# [===================================================================================================================================
) z0 U. ~) X3 {& V3 J932528 CONCEPT_HDL OTHER Ability to handle reusemodule in soft reuse blocks.
2 T/ f/ G( O1 ?/ J7 [" m6 a) ]* |1137838 FSP GUI Ability to add notes to the canvas
# q- ]- E$ W# T% z4 \! [- l1274382 ALLEGRO_EDITOR OTHER Retaining rats at the end of the clines or vias, Z3 @0 y3 K( Y7 X# ^7 e
1283575 FSP DE-HDL_SCHEMATIC Force Schegen to use symbols from released library+ s/ E) ?' ` v- R6 w
1296331 CONCEPT_HDL COMP_BROWSER CSV export no longer works properly from Component Browser" G' q' k: w8 z! K" }; p
1297855 F2B DESIGNSYNC ds -automode error
' l; L1 g9 `+ M% K# o* c: c" {% R1298028 CONCEPT_HDL CREFER CreferHDL crashes
& g. u' {3 ^7 K z' Z" k( a3 I1299607 SIG_INTEGRITY OTHER AutoModel should generate ESpice models for illegal values
& o; T- I1 g) X2 {) S& O/ i1299609 CONCEPT_HDL OTHER AutoModel should make an ESpice model for a 3 pin Capacitor+ H. r+ |! c( e0 Y: x
1302013 ALLEGRO_EDITOR EDIT_ETCH AiBT Crashes Allegro for nets having T points4 D9 @( i/ y; \
1302209 SPIF OTHER Can't Export to Router and create a Specctra file.
. Z) |: i; a; x, S( ]# `1302242 F2B PACKAGERXL Packaging a hierarchical project does not create a full pstdmodeldat file# z( P2 h' o- T0 H# p# Y
1302285 SCM CONN_SERVER DSCS-120: Failed to open file <filename.xcon> in write mode+ ]' w' {3 `, l8 I7 C! C
1302310 ALLEGRO_EDITOR INTERFACES Need way to have user defined license packages win over Cadence products.1 s2 m: Y6 \+ V3 m+ n9 |
1302638 F2B PACKAGERXL Function swaps are not backannotated into the schematic1 u+ A9 v; ~ x( K
1303170 SIP_LAYOUT DIE_STACK_EDITOR Using Die Properties to move a die to the bottom side causes some entities to disacociate from the part
% d5 c5 I' H/ O# e/ B1303214 CONCEPT_HDL CORE DEHDL crashes
\9 E* n: D( z* K# y1303219 ALLEGRO_EDITOR COLOR The user preference variable color_dlg_auto_apply changes the colors in the Display category" @" D# Y/ e! F- ~% f% I
1303685 CONCEPT_HDL CORE DEHDL crashes when I save page 3
$ @" K( T8 e0 y1 m1303897 CONCEPT_HDL CORE Tool crashes intermittently when editing top-level schematic
^9 T" o, Q( C3 c1304656 APD PLATING_BAR Add Plating Bar command convert the Clines having Arcs to 45 Degree segments% U3 v6 M$ x9 g+ ~& `
1306467 CONCEPT_HDL CORE Concepthdl crashes during model assignmnt
* Q8 S: {; `2 U( h* p7 f |( V" x9 B$ L" D/ q8 z% z
, p1 ?, t/ x* e2 [9 p功能上的更新了 color_dlg_auto_apply 应用；勾选了此项后；设置颜色时不需要点击应用按钮了；显示很直观哦' k/ g# ~4 t" Z$ K4 V n
大家来试试吧1 [* V2 W9 r$ y6 W
不足之处就是出钻孔文件导入cam350时单位精度还是有问题的；特别是勾选了CAM350后比例更加有问题。
- B5 ~4 I+ x- G. D% Z |
|
/1 
发表于 2014-8-25 20:15
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
