|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
http://pan.baidu.com/s/1kToiYV1! d6 y/ E! g: w: T9 R3 d# g
- l! A3 R, x A1 ~8 e
$ n0 P9 G! c) G6 lDATE: 08-22-2014 HOTFIX VERSION: 034
9 p0 G! ]. y- P3 J. ]===================================================================================================================================
# J8 i$ _ X6 {* z4 A: ?CCRID PRODUCT PRODUCTLEVEL2 TITLE
: n# l" e7 s% |. r5 P/ |+ Q1 z8 n===================================================================================================================================6 i: G; f( U+ ^$ l* x2 Z
932528 CONCEPT_HDL OTHER Ability to handle reusemodule in soft reuse blocks.
7 Y, o7 _5 S4 _8 ], s% @1137838 FSP GUI Ability to add notes to the canvas$ j8 i" k4 z+ Q3 c
1274382 ALLEGRO_EDITOR OTHER Retaining rats at the end of the clines or vias
/ i- H# J/ P9 E1 ?. E8 ~) g1283575 FSP DE-HDL_SCHEMATIC Force Schegen to use symbols from released library
- K$ N$ v) Q8 x$ S* ^1 U1296331 CONCEPT_HDL COMP_BROWSER CSV export no longer works properly from Component Browser
# U/ e% G3 \2 U; a: X1297855 F2B DESIGNSYNC ds -automode error! B: { B7 L; L7 R
1298028 CONCEPT_HDL CREFER CreferHDL crashes
3 O, u: M$ i% w( k1299607 SIG_INTEGRITY OTHER AutoModel should generate ESpice models for illegal values6 L+ a+ G# M% L; Z. x
1299609 CONCEPT_HDL OTHER AutoModel should make an ESpice model for a 3 pin Capacitor
, A- f& ?0 v( M0 T, `- L1302013 ALLEGRO_EDITOR EDIT_ETCH AiBT Crashes Allegro for nets having T points: j$ W* Q$ A4 Y9 N; }4 p
1302209 SPIF OTHER Can't Export to Router and create a Specctra file.
M, t1 p8 L+ W6 _- P* \0 T, g2 l1302242 F2B PACKAGERXL Packaging a hierarchical project does not create a full pstdmodeldat file+ E, s$ J. l& A- n( B& s9 R' s
1302285 SCM CONN_SERVER DSCS-120: Failed to open file <filename.xcon> in write mode) X" U+ m0 t! L5 U- u: N e
1302310 ALLEGRO_EDITOR INTERFACES Need way to have user defined license packages win over Cadence products.
# F% B8 P# U7 }! \1302638 F2B PACKAGERXL Function swaps are not backannotated into the schematic4 C+ x. L0 n' G
1303170 SIP_LAYOUT DIE_STACK_EDITOR Using Die Properties to move a die to the bottom side causes some entities to disacociate from the part( [% w5 I O: U- {) d/ f. v
1303214 CONCEPT_HDL CORE DEHDL crashes3 z" E4 n5 x; z0 G7 L D
1303219 ALLEGRO_EDITOR COLOR The user preference variable color_dlg_auto_apply changes the colors in the Display category7 V, ?. l. x v8 q) H P% \
1303685 CONCEPT_HDL CORE DEHDL crashes when I save page 31 S- R- F) ~' i" i D
1303897 CONCEPT_HDL CORE Tool crashes intermittently when editing top-level schematic. Z* f; Y: v$ i- G! Q" M! D% k" W% I4 U
1304656 APD PLATING_BAR Add Plating Bar command convert the Clines having Arcs to 45 Degree segments
) _2 g, {# a* N0 f6 A! d3 V1306467 CONCEPT_HDL CORE Concepthdl crashes during model assignmnt1 l9 v9 q( U1 H/ S% I# D+ K
, J: f1 n/ G& I2 \; I
, Z+ O6 V5 m* k3 @1 t6 O功能上的更新了 color_dlg_auto_apply 应用；勾选了此项后；设置颜色时不需要点击应用按钮了；显示很直观哦8 W! [3 U9 T7 c# ?/ f& Z! I
大家来试试吧2 U; s! k2 \5 y
不足之处就是出钻孔文件导入cam350时单位精度还是有问题的；特别是勾选了CAM350后比例更加有问题。
[ F6 U% v& E1 J |
|
/1 
发表于 2014-8-25 20:15
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
