|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
更新内容及模块：; j+ [% M/ t$ [( `
DATE: 06-14-2013 HOTFIX VERSION: 011( K5 ~# z3 h) ^; [: ]
===================================================================================================================================$ [0 W7 v+ g$ e# P" G
CCRID PRODUCT PRODUCTLEVEL2 TITLE. e, g8 e$ a' B
===================================================================================================================================
8 u& w" t2 p( o' t982306 CONCEPT_HDL OTHER When plotting a PDF publisher output the page coming out half inch bigger in pdf" f/ Y$ A6 ~7 L- E
1055338 SIP_LAYOUT DRC_CONSTRAINTS Soldermask to Via drcs on bondfingers# a( ]9 k( Q& G
1093375 ALLEGRO_EDITOR PLACEMENT Align Module with Zero spacing value space the modules further away the modules should be nearer
( H ^. w% Q% q7 F3 w, ?/ G& M( Z1103201 RF_PCB FE_IFF_IMPORT Wrong permissions to map file during IFF import
# G* O- r7 \0 S( [2 R1106900 CONCEPT_HDL COMP_BROWSER Component Browser performance utility should honor CPM directives for include and exclude PPT
* e7 I _4 A# o/ }' ~8 K1110178 ALLEGRO_EDITOR EDIT_ETCH Line Width Retention should be controlled via setting
4 }( f4 ^$ e I8 R5 @- j2 }1110323 APD DXF_IF DXF out is offsetting square discrete pads.; F* x, Z+ v3 g* J0 n9 C1 c6 Y! z
1123581 ALLEGRO_EDITOR MANUFACT Dimension Line gets changed on board7 o2 s* |9 U) u% A5 E" @
1134083 CONCEPT_HDL OTHER Published PDF file's hyperlinks do not work fine when user use double digits partitions for page Border.
/ z$ j3 o0 a4 g1139338 ALLEGRO_EDITOR DRC_CONSTR The total etch length does not seem to work for Xnets after setting the variable "retain_electrical_constraints_on_nets"
- t Q' x3 D* b7 i9 ^& p5 J4 C1139361 ALLEGRO_EDITOR DRAFTING Angular dimension tolerance is incorrect when plus minus tolerances are equal.
p7 S/ Y# K" p5 |8 X$ @# V1141882 ALLEGRO_EDITOR EDIT_ETCH Allegro Crashes during diffpair slide6 u/ [8 R S7 c9 _: S3 o
1142876 ALLEGRO_EDITOR SHAPE No DRC error when airgap between place bounds exactly zero
4 \8 k# q4 u# Z1145235 CONCEPT_HDL CONSTRAINT_MGR DEHDL CM gives error when trying to launch SigXP
6 x; |( ~) e6 n- E1 P9 L1 U1145243 ALLEGRO_EDITOR NC Duplicate drills found in the NC Drill output
: M1 U+ B6 E* t4 ^4 r q1145260 SIP_LAYOUT DIE_EDITOR Enable "Copy" in die editor( N/ C$ E' N; m2 h$ j B+ w
1145284 CONCEPT_HDL CORE Publish PDF crashes DE HDL
% D1 x0 B: r( i4 N7 r; c- M1145333 ALLEGRO_EDITOR SHAPE SHAPE boundary may not cross itself. Error cannot be fixed.
4 k: a+ j5 e5 h9 j1145856 ALLEGRO_EDITOR DRC_CONSTR DRC Line to Thru Pin appear while Fillet be added
P8 c8 K! }; k" s* ^, Z. T1146287 PCB_LIBRARIAN CORE PDV expand pins and change origin sets coordinates for few pins wrong and places pins on top of each other after collaps
, P8 w% x# S$ k/ Z3 a, X A1146865 ALLEGRO_EDITOR DATABASE Allegro crashes when trying to place mechanical symbol1 W, l3 ~5 F5 S4 z5 [" f. f0 J
1148513 ALLEGRO_EDITOR OTHER Importing a subdrawing file causes incorrect net name assignment.
! b* v. a4 x" u9 G1148734 CONCEPT_HDL OTHER Logical Symbol Text is turned upside down after extracting PDF by Publish PDF2 d1 g* ]. z- u4 B, o+ h% z
1149025 ALLEGRO_EDITOR INTERFACES IPC-2581 imports cross-hatched shapes as solid8 h* s- G6 N2 k7 A
1149948 APD OTHER Stream_out hangs on this design -- hang processing merge of overlapping shapes using poly_deletecolinear_only()* d, f' ^1 u/ i) q9 y4 |5 L% |8 t
1150274 CONCEPT_HDL CORE Uprev from 16.3 to 16.6 is not preserving RefDes
3 m. O/ f( k* F$ E6 y4 K. w* M1151450 SIP_LAYOUT DXF_IF DXF export from CDNSIP missing symbols
3 Y( L6 P$ ]$ q9 e% n' o1 I
2 T. P6 V& F X- q0 w+ G/ m1 k4 g/ ?) @% C% w j
下载链接：1 ]% f8 Y1 b% _
http://pan.baidu.com/share/link? ... 5&uk=3826038294
7 u7 m; `' i4 k1 j/ D5 y0 B) |1 p |
评分
-
查看全部评分
|
/1 
发表于 2013-6-16 15:39
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
期待16.7.。。。。。。。。
