|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
Cadence SPB16.6已经推出，需要的朋友可以点击下面的链接下载：
8 |/ f+ e( L# C$ @, E1 ^- c' t/ P- @. q( g1 W
, D2 {7 T4 `- O3 H% ~3 i下载地址：http://dl.vmall.com/c0eqmqz0e3
1 t* a' y* P. b1 Y3 f! e
' s( b4 _; o! l' p& p( r- M" ^% ~( K6 T. L( o7 {
# y: a2 v6 u! f/ _Cadence SPB16.6 SuperHotfix003发布，具体修复问题如下：
4 j7 H( b: ]) M* ^, p( |$ ADATE: 02-8-2013 HOTFIX VERSION: 003; C7 R9 w m- ^2 B1 s
===================================================================================================================================
2 I7 n4 f. L) I: R/ J! NCCRID PRODUCT PRODUCTLEVEL2 TITLE
7 o/ U* {1 L* L1 Z2 H9 J, Y===================================================================================================================================* ?5 B2 {2 E! h+ C0 k
1077728 APD EXTRACT Extracta.exe generate the incorrect result
4 y- |8 F/ C! d7 U( |$ Q2 b( h k6 U1084711 APD DXF_IF Padstacks with offsets cause violations in Export > DXF: _ ~" `2 s6 B* e c
1090369 SIG_INTEGRITY LICENSING Impedance value not updating in OrCAD PCB Designer8 ^. ^' ]7 u D0 ^( K
1093050 ALLEGRO_EDITOR DRC_CONSTR Taper trace on diff pairs not checking to min line spacing.
4 \% \7 n/ r; U* f4 m2 k1093563 SPECCTRA ROUTE PCB Router crashes with reduce_padstack set to on
' K; Q7 S* P8 U- Z1 B) M1093717 APD DATABASE Design is crashing in Tools > Update DRC and in Dbcheck but seems inconsistent
& Y9 D" t3 y6 o1 R( \0 t. I! C& D1094788 SIP_LAYOUT WIREBOND Wirebond edit move command) ~0 {& a* l7 g1 c) A D4 B+ \
1095786 ALLEGRO_EDITOR DRC_TIMING_CHK Allegro PCB crashes when running DBDoctor- b" K7 f, s3 S$ u" _: J- W
1096234 ALLEGRO_EDITOR DFA Via pad connected to shape did not show up after suppress unconnected pads option.
( |/ c' L9 a& p3 f" H# @1096313 RF_PCB LIB_TRANSLATOR Allegro Discrete Library to Agilent ADS Translator offsets in the CDNSsymbo.iff- D: ]6 @! y4 m% i# i
1096613 ALLEGRO_EDITOR INTERACTIV Enh-While moving parts silk ref des should remain visible
1 n5 Z6 \6 O- t1 I& X& N. _1096676 CONCEPT_HDL CORE SPB 16.5 HF36 breaks designs that workded fine in HF35% b5 T/ D7 t: e1 G
1096913 APD IMPORT_DATA Import > NA2 fails to bring in the Y1 component.
2 U: ]( A8 q* Z( @- B) M2 A5 e1097751 ALLEGRO_EDITOR DATABASE Import CIS netlist crashes.$ I$ T' f% Z m* l( ^
1097889 ALLEGRO_EDITOR DRC_TIMING_CHK Allegro crashes when routing from a via to a pin using High Speed option license.
# O. C; M$ H, u- r1 T |
|
[复制链接]
/1 
发表于 2013-2-24 21:46
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
