很诡异的问题，一个DRC警告，WARNING [DRC0004]

zju

WARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_W15 Bidirectional Connected to Output Port:  FPGA, PAGE-A1DR FPGA END  (2.50, 5.30)
9 _0 `+ {' [/ d  N/ ~
4 C0 `( @: h* M# `请看图
1 Q, j1 Q% L/ Z7 z+ s- N; m

zju

--------------------------------------------------
Checking Schematic: FPGA
--------------------------------------------------
1 n6 h+ k/ }; u; C3 j) YChecking Electrical Rules

WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_V21 Bidirectional Connected to Output Port:  FPGA, PAGE-A1DR FPGA END  (4.90, 2.20)
. V- D% x: p" y) v  f3 D1 KWARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_AA19 Bidirectional Connected to Output Port:  FPGA, PAGE-A1DR FPGA END  (5.00, 4.80)
WARNING [DRC0004]   Possible pin type conflictWARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_W15 Bidirectional Connected to Output Port:  FPGA, PAGE-A1DR FPGA END  (2.50, 5.30)  U1,IO_VB7N0_Y14 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (2.50, 5.50)
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_V20 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 2.10)
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_V22 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 2.30)
9 G% y! ]; F0 z  }2 r. k+ ^WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_W22 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 2.70)
7 T9 K; F6 |( C9 a4 J( r1 \/ N/ NWARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_W16 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (2.50, 5.40)
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_AB18 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (5.00, 5.60)
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_Y17 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (2.50, 5.60)
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_Y21 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 3.10)
- w" N* B4 X8 P1 T/ IWARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_Y22 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 3.20)
( M5 L- W( `) @* I9 LWARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_AA18 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (5.00, 4.70)
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_W21 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 2.60)
WARNING [DRC0004]   Possible pin type conflict U1,IO_VB7N0_AB19 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (5.00, 5.70)
! \" T3 ?* S* R. m5 gWARNING [DRC0004]   Possible pin type conflict U1,IO_VB6N1_R17 Bidirectional Connected to Output Port:  FPGA, PAGE-A1:DDR FPGA END  (4.90, 1.70)
3 {- z# K* G; m" O. n! @

jacklee_47pn

這個很正常啊，例如有些芯片的管腳在手冊上說是 Bidirectional，可是它有很多模式可以選擇，好比說 GPIO INPUT、GPIO OUTPUT、UART TX，這時候你在ORCAD建立元件庫的時候，你可能選擇 Bidirectional ，可是實際上你可能是一個 GPIO INPUT PIN，所以會接某元件的 OUTPUT PIN，所以 ORCAD 會提醒你 Bidirectional Connected to Output Port。

所以在件元件庫的時候，要慎選 PIN TYPE。另外一個方法是去修改， ERC Matrix 的規則，只怕 98%Bidirectional Connected to Output Port 是沒關係的，其他 2% 是真正有問題，如果沒仔細看，有時候會很淒慘的啦~~~~~~

zju

仔细看，我试着把那个PIN 没连接到任何网络，都会出现那个警告。。。
; v7 c- L" c7 f, c: o  \4 x百思不得其解啊

zju

解决问题，把PORT 改成off-page 就OK
虽然逻辑上说不清楚。。。

jacklee_47pn

怎會說不清楚。請看別人的帖子 https://www.eda365.com/thread-9218-1-1.html
帖子還是放在 [推薦主題] ，非常醒目呢。

zju

我的port确信属性没问题的~~所以说不清楚嘛