|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
下载：http://pan.baidu.com/s/1gdhBNzl% j. q& a6 G/ l
9 O2 a2 Q7 Z) r+ ^1 T
DATE: 05-01-2015 HOTFIX VERSION: 0020 |. [# O6 }" g' H" Y- @ i6 a! x
===================================================================================================================================+ _3 c ]+ \$ w1 ]; [
CCRID PRODUCT PRODUCTLEVEL2 TITLE: I' t( S! a A
===================================================================================================================================
' T, q0 l3 `+ G8 N# ], ^& B 1315048 ALLEGRO_EDITOR INTERFACES IPC2581 translation inconsistency on negative layer
. g; m* `5 i* p& E6 I 1362745 CONSTRAINT_MGR OTHER Allegro PCB Editor crashes on opening Constraint Manager with any design
+ v* n- _, h9 e! z0 \$ p- P 1373412 ALLEGRO_EDITOR GRAPHICS SigXP Print Canvas : Via model seems to be filled by black Via box.
, m: a3 y+ ]7 d$ m$ k$ H 1376765 CONSTRAINT_MGR ANALYSIS SETUP/Hold spreadsheet lists only one pin pair
; s$ I* w, l4 @0 M( g6 C 1399646 ASI_SI OTHER Should be able to run mbs2brd with SI/PI base licenses8 Y$ Y2 Q$ r: v A8 Y z% E, `
1400215 SIG_INTEGRITY REPORTS cross talk failure on certain nets in PCB SI 16.6# _# x" U. h* Y& L
1400302 ALLEGRO_EDITOR MANUFACT Copper Thieving is working differently in SPB16.6 as compared to SPB16.5
3 O% v8 F' Z7 }2 U+ V; j4 } 1400755 ALLEGRO_EDITOR SHAPE Updating the shapes on the ATTACHED deisgn causes a short to a pad.4 x% \+ k) J& w5 q+ D
1400813 ALLEGRO_EDITOR SHAPE PCB Editor crashes when you delete islands from all the layers and save the board% U0 R; [! G5 `9 q; T
1404174 SIP_LAYOUT OTHER Creating bounding shapes generates INCORRECT shapes and DRCs4 F, F8 T1 Q2 S0 y! ^! q
1404184 ALLEGRO_EDITOR INTERFACES Step package mapping - Save is disabled for certain symbol) C/ l; u" j; f- z+ c! l
1406457 ALLEGRO_EDITOR SCRIPTS Unable to launch allegro.exe -orcad after update hotfix 0469 t* W- l; u* [$ d6 Z4 G# [8 [
1407123 ALLEGRO_EDITOR OTHER Lines with zero line width are not being printed in PDF format
% J0 g) W: ^4 n8 t9 y3 Y 1407483 ALLEGRO_EDITOR REFRESH The 'refresh symbol' command creates an unrouted connection in a fully routed design! h6 G0 t, y, x! B" Y* H9 r A
1408072 SIP_LAYOUT OTHER Net assignment for a BGA component fails on running the File - Import - Netlist-in wizard command.
& r- i V9 y3 Z 1410857 ALLEGRO_EDITOR DRC_CONSTR Diff Pair Uncoupled length DRC gives different results in SPB16.3, SPB16.5, and SPB16.6.
[; d! `3 u1 H+ W' X 1413235 ALLEGRO_EDITOR INTERACTIV Find by Query with Via Structures: GUI freeze
: J7 \4 x9 b5 _' ]% B/ Q% @2 p! s3 w7 p& G. z+ \: \
DATE: 04-03-2015 HOTFIX VERSION: 0017 O) [+ S) d- K5 w' i
===================================================================================================================================* ^; o" \9 H! E! E
CCRID PRODUCT PRODUCTLEVEL2 TITLE+ }) W1 K& m8 }' m7 D; `$ f4 A
===================================================================================================================================
; h$ K: X+ k' Q 491042 CONCEPT_HDL SECTION Prevent PackagerXL from changing visibility on SEC attribute
( `4 t4 F; J) c- f S 1205900 ALLEGRO_EDITOR INTERACTIV additional object polygon-rectangle for "snap to pick"
6 I% y- p- t4 x* z( R7 M3 J 1327533 SIP_LAYOUT REPORTS Metal Usage Report fails
R' n/ c. e. w: Y2 U+ c5 m 1341177 ALLEGRO_EDITOR PLACEMENT "Place Replicate Unmatched Component Interface" window size should be increased to show "Matched Component"
! E7 @$ D8 k# M4 _# c& ~" j 1360269 SIP_LAYOUT REPORTS Getting incorrect results in the Metal Usage report of SiP Layout when the variable METAL_USAGE_REPORT_NOARCS is set! D+ u: S" l& W
1361281 ALLEGRO_EDITOR INTERACTIV Moving stacked vs non-stacked via's should be the same.8 ?$ c6 c) S5 R4 y1 s4 N( Y. o2 N
1366525 ALLEGRO_EDITOR INTERACTIV Add replace via with via structure command to Allegro PCB
# r0 v: d' @7 F 1368091 ALLEGRO_EDITOR INTERACTIV Snap pick to fuction should see fiiled rectangle as a shape
1 ?# P: J' Y$ \3 v 1371510 APD DATABASE How to show DRC when tack point of wirebond out of finger boundary& U5 M5 \3 S- \5 l: h+ A+ V8 C, ^
1373564 ASI_PI GUI Impedance results are incorrect in PFE
; t4 f# v0 P) ?9 e 1374703 ALLEGRO_EDITOR SHAPE Inconsistent behavior on shape voiding
( c( l+ I8 \$ Z% g e9 F5 \ 1376851 CONSTRAINT_MGR UI_FORMS CM workbooks change after simulating& f! A. }3 c! a; X- w
1377555 ALLEGRO_EDITOR DRC_CONSTR The "Line to SMD Pin Same Net Spacing" DRC toggles everytime we run "Force Update" of Dynamic Shapes.8 _) m$ Y( c& \% k5 e3 I# l: y
1378032 ALLEGRO_EDITOR REPORTS Report command and batch mode give different Waived DRC Report results in PCB Editor
+ P1 I% j3 `9 [( O! } 1378611 ALLEGRO_EDITOR INTERFACES Enable STEP export to convert the mixed unit into one single unit( |0 Q7 M( r; F# h; j
1379240 APD PLACEMENT Placement gives error regarding the difference in units between the database and symbol, which is not the case$ s* Q9 w3 j" o
1394908 ALLEGRO_EDITOR DATABASE Database crashes on doing "Show Element" on selected net
( z# Q: n6 @( s/ i! R 1395541 ALLEGRO_EDITOR PLOTTING Export PDF not correct for Phantom lines0 u2 Z. G. B5 c$ Z: K2 F1 o* I( U7 q
1395747 CONSTRAINT_MGR INTERACTIV Rename refdes causes Allegro to crash. Possibly due to CM being open.- R }$ R9 R# |& U4 i5 v" w, s
1396915 APD STREAM_IF The question about MIRROR geometry function from stream out2 ~6 Y2 E1 d9 T# \' r" o
1398184 ALLEGRO_EDITOR MANUFACT Mismatch in backdrill data with IPC-2581 export |
|
/1 
发表于 2015-5-7 02:28
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
发表于 2015-5-8 11:30
謝謝分享喔
