|
5#

楼主 |
发表于 2014-10-20 11:59
|
只看该作者
0 a+ z( `( l" S; {4 X4 d
DATE: 10-10-2014 HOTFIX VERSION: 037
# r- S- l: y( W3 w) T$ w5 ], `1 Z+ a2 X. w1 Q# Y* @, ~" I/ _
1314031 CONCEPT_HDL CORE GenView should automatically refresh the page where the block symbol has been instantiated* [; Z$ p2 U# C
1318575 SIG_EXPLORER SIMULATION Display Parasitic on Wirebond (selecting the second one) crashes APD9 b; k6 Q8 C* i" x- c' m) h
1319258 allegro_EDITOR INTERFACES Enhance IPC-2581 so that the rotation of pad shapes is defined at the LandPattern definition and Pin elements levels
) O8 S# Z; P+ f2 J: o1320054 ALLEGRO_EDITOR INTERFACES IPC2581 Import Stackup q2 w% T, j. S h4 G" j
9 V2 r1 V3 {3 z0 ?( l6 y: i1320467 CONCEPT_HDL CORE Incorrect directives in cds.cpm for nconcepthdl (cont.): _( M) b8 N, G
# p9 T+ K4 K. b: w2 ^! c1320878 ALLEGRO_EDITOR EDIT_ETCH Allegro crash when using scribble& w% K/ P: H) ?1 F/ d0 S1 h/ b
1321319 ALLEGRO_EDITOR INTERFACES Step Export has wrong size
4 M$ P; U( f: h) U# U1322394 CONCEPT_HDL OTHER Packager runs without errors even when the DEHDL schematic pages are corrupt., V* t' r+ o4 G; _% f5 h) d. [% H# ^2 b, a4 b% i
1323892 CONCEPT_HDL CORE The SI_MODEL_PATH should not write to $HOME/pcbenv/env- ^# h1 X% R# N m; A0 l6 }0 ?1 r
1324438 SIP_LAYOUT EXPORT_DATA SiP Layout - netlist spreadsheet, Error on exporting a spreadsheet on design file& p9 F# W/ @1 {8 G5 j' k0 t; n5 V* Q3 g% p
1324533 F2B PACKAGERXL Export Physical fails - pxl.exe has stopped working1 E* m% Q( f$ b: O# g
|
|