|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 dsws 于 2013-7-1 20:32 编辑 9 G9 M2 s' @* a; A5 w
' c. V1 m$ a% T. Q+ D% e; B
DATE: HOTFIX VERSION: 0123 Z% Z2 L; o5 q! w: y" f
===================================================================================================================================
S* ?6 C% K# a3 zCCRID PRODUCT PRODUCTLEVEL2 TITLE; P7 ]& B+ \7 x, t- L5 n6 d( ^3 m
===================================================================================================================================8 U1 z |! I7 a* a3 E0 C
914562 ALLEGRO_EDITOR GRAPHICS 3D viewer, PCB Symbol view in DRA needs to be same as in BRD
4 A7 `3 F& t3 K# V8 v8 p1120397 CONCEPT_HDL CREFER CreferHDL attempts to create missing vlog004u.sir files
! F' U0 s% P% ]; D! l* e) m0 n% ^1136449 ALLEGRO_EDITOR GRAPHICS about previous shape fill display
8 h# k% u# p1 i7 X0 I1145635 ALLEGRO_EDITOR SHAPE Auto Voding on the same net shapes with other parameter.( b2 ]" H- E. w( j3 b
1150334 ALLEGRO_EDITOR EDIT_ETCH AiDT deletes the clines and turns it back to PLAN line* @# `$ G+ x, i' I+ M
1151100 APD VIA_STRUCTURE Net filter not working in replace via structure command.
0 W; D' h1 [" V1151126 APD VIA_STRUCTURE Getting "group is not appropriate at this time" message when using Temp Group." _; m4 [5 `+ ~ Q H: t# n
1151458 GRE CORE GRE crashes on Plan Spatial9 P, [! u0 b. J/ T. w) b" J
1151932 F2B PACKAGERXL PXL error when case is wrong at differen levels in hierarchy
- b4 C- w; ^' N, w! ~8 V1152151 ALLEGRO_EDITOR INTERFACES dxf2a gives error [SPMHGE-268]
( H# l% W+ A; v2 Y4 U; E4 d1152475 PSPICE SIMULATOR RPC server unavailable error while simulating the attached design/ S; L( f$ X, D
1152737 ALLEGRO_EDITOR SKILL dbids are removed because highlighted objects in setting the xprobe trigger
+ g% y: d6 b# z/ x, M* X1153006 ALLEGRO_EDITOR SKILL axlUIWPrint dose no work correctly in allegro PCB Editor 16.6.
# ?; ~# p$ e3 E, m$ b5 e+ a* h1153279 CONSTRAINT_MGR OTHER Netrev changing design accuracy from 3 to 2 dec places
o8 a h, j$ K( ?& c9 d1153461 SIP_LAYOUT DIE_EDITOR Regression problem in 16.6 ISR: Dia Abstract ECO is causing Die Editor Finish to fail
) F" Q$ Y2 o$ K7 k1154973 APD EDIT_ETCH Same Net "Line to Line" violation occurs even with "Allow DRC's" turned off.( l& O1 Q! E# Q @% u1 `; I6 Z
1155227 ALLEGRO_EDITOR DRC_CONSTR via to shape check on the negative layer! i- C; f; U% n/ e" _5 A% o4 l$ R' b
; p2 ?# P W/ F1 o' `2 a/ V
% E( A5 T& c/ w0 Rhttp://pan.baidu.com/share/link? ... 0&uk=38260382947 G( q/ _# T0 I; O, M8 r3 l
* M# z3 [( Y2 v8 w; b, x
: w# N8 [* s' x4 I& A
( i5 l7 m0 v! H: w. Z9 C |
|
[复制链接]
/1 
发表于 2013-7-1 12:00
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
