|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 dsws 于 2013-7-1 20:32 编辑
6 q) G% f" x$ I( j
. @8 O* Z9 ^! V f/ A0 QDATE: HOTFIX VERSION: 012
! C, N% Q5 r8 a. W# ^===================================================================================================================================7 t5 q3 { {4 }6 C j6 |: d
CCRID PRODUCT PRODUCTLEVEL2 TITLE* z% s a5 d$ H9 B! q3 S5 d+ O
===================================================================================================================================
8 Y, _# l1 _$ S% J H914562 ALLEGRO_EDITOR GRAPHICS 3D viewer, PCB Symbol view in DRA needs to be same as in BRD
! L: F8 v1 G; J; R% R6 r1120397 CONCEPT_HDL CREFER CreferHDL attempts to create missing vlog004u.sir files
9 W Q' C5 I9 ]- c- ~6 m2 U1136449 ALLEGRO_EDITOR GRAPHICS about previous shape fill display+ C/ Q4 B1 i% C+ @- i! l4 a
1145635 ALLEGRO_EDITOR SHAPE Auto Voding on the same net shapes with other parameter.
8 G# i! P7 p$ V2 ~3 W' F1 n1150334 ALLEGRO_EDITOR EDIT_ETCH AiDT deletes the clines and turns it back to PLAN line
. o/ ^, Z$ ?% r" y \/ W7 }6 A1151100 APD VIA_STRUCTURE Net filter not working in replace via structure command.
9 r5 a1 e, w0 Z8 Y; {% v1 a1151126 APD VIA_STRUCTURE Getting "group is not appropriate at this time" message when using Temp Group.
1 O& e: _1 m: o/ G* e& {$ }1151458 GRE CORE GRE crashes on Plan Spatial/ b4 m% Y5 w/ i) z
1151932 F2B PACKAGERXL PXL error when case is wrong at differen levels in hierarchy9 E6 c( [7 b; L; |! M3 y2 N
1152151 ALLEGRO_EDITOR INTERFACES dxf2a gives error [SPMHGE-268]- J: n; t! e4 u% \; s( m
1152475 PSPICE SIMULATOR RPC server unavailable error while simulating the attached design- U1 q9 H( g8 w e
1152737 ALLEGRO_EDITOR SKILL dbids are removed because highlighted objects in setting the xprobe trigger
8 O4 S: z7 D7 C5 b/ L5 m* C; {1153006 ALLEGRO_EDITOR SKILL axlUIWPrint dose no work correctly in allegro PCB Editor 16.6.
& n+ ~$ Q+ W ^0 _ @1153279 CONSTRAINT_MGR OTHER Netrev changing design accuracy from 3 to 2 dec places9 V9 r) \: w8 W+ r) _' t
1153461 SIP_LAYOUT DIE_EDITOR Regression problem in 16.6 ISR: Dia Abstract ECO is causing Die Editor Finish to fail" n. Z7 D6 Q$ [. G
1154973 APD EDIT_ETCH Same Net "Line to Line" violation occurs even with "Allow DRC's" turned off.
) z5 B+ b( k' x% S/ V" S1155227 ALLEGRO_EDITOR DRC_CONSTR via to shape check on the negative layer. q- v2 D/ p. F2 k+ ?
* I! c7 u( Z4 g7 D& R% p) r
& j1 b. J/ t1 M% l: whttp://pan.baidu.com/share/link? ... 0&uk=3826038294
" N, D! O' U8 f! R, t: d) M0 t3 I8 `/ {
7 R' [& p& p2 a: n/ W, r
" Z( r7 A+ v9 }" W `7 U. a |
|
[复制链接]
/1 
发表于 2013-7-1 12:00
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
