EMI PCB layout design checklist

may15

; z/ ?6 K% z; B! Q# |- {

file:///C:/Users/F2159499/AppData/Local/Temp/artED06.tmpLAN

uthe length of the LAN signal traces should be kept as short as possible(<3000 mils), LAN chip/phy to be located near the connector

6 W8 p3 z) u2 ~& j/ p4 I$ E

uall traces are routed referencing to GND throughout the length

9 }1 B8 `* o7 r. [2 [

uall traces not to cross any GND or power VCC plane split (moat)

9 n/ ]5 \6 w, H

u all LAN signal traces not to lie adjacent to any CLK traces

# r/ i- m+ E( W' I, B/ N

ucheck their unity of LAN differential pairs trace width and spacing

' q# b- r. s6 ~8 i& U

udifferential pair termination located on chip side and should be populated

& _& h  W, [( R

: b& N# Q2 k. w8 q: V

3 f/ W# ]3 g* d" x, S( _) B

# a) Q1 E7 q  {, _

  u( [8 Y4 `" s9 d, \# d8 h$ V/ P

surken

七叶

:):):):):)

philips

thanks
; p& A* {# J( o4 i# W7 G$ c

eleven_ip

看不懂？！！