|
|
zxli36 发表于 2012-12-29 09:04 ![]() - C7 m+ T( c7 v: v/ G
能不能把你Package时的信息发上来大家看看。
5 t% i# I8 ~1 ^, N: W7 hPackage时的信息如下，总共有二十几个问题，几乎所有器件都有问题，这个问题困扰我很长时间了，麻烦您帮我看看，非常感谢* S; P; }+ N+ ?7 h( q) ~5 q
/ C8 u# Z! R0 D( H$ O
-------------------------------------------------------------------------------------------------------------------------------------------------------; R+ U4 W7 m: \8 c( v& a t( Q. o
Started C:\MentorGraphics\7.9.3EE\SDD_HOME\wv\win32\bin\packagerui.exe F:\demo_dx\demo_dx.prj /d Board1 /nobrowse /config "C:\MentorGraphics"! }2 L4 a7 i- w
8 |$ ^2 ^6 g# P2 u) IPackager Version: 020806.00
5 m* O% L; ~8 p9 Y" c' H# W' t
" Y: [% A4 h2 H% M( F4 XCommandline is: "C:\MentorGraphics\7.9.3EE\SDD_HOME\wg\win32\bin\package.exe -jF:\demo_dx\demo_dx.prj -nBoard1 -Add"
x# A4 h- S. }2 Y: I8 N
, W- p5 y) T/ p4 h+ vThe Common Database is at "F:\demo_dx\database".
1 h7 l' D. R& B. {2 h8 b/ X( k
% Z8 @1 E( u% @4 V9 ~7 O' ?7 yThe Root of this design is "Deme_Root_1".+ _- b" V: P' ^0 b, A f6 L
# [/ B% c) p: U3 L0 m5 J
The Front End Snapshot of this design is "DxD".
& W! j7 ?8 p. h4 ^0 ?1 x1 V C: _/ W
The PCB Design Path of this design is at "F:\demo_dx\PCB\Board1.pcb".( T! q, @# K. `2 }* q2 H
$ f9 {& D8 B) g: h/ ~+ w* ~1 L4 qThe Central Library is at "F:\Central_Library_for_DxD-Exp\Central_Library_for_DxD-Exp.lmc"." J- n, t1 x2 f' S* f, k# N
+ |, t- M2 |1 w5 O4 E6 J! c
Unable to determine the Disable Repackage status.
5 Z' {9 ?/ Y* m$ r1 p4 Z* }!Repackaging will be allowed!3 N" F+ X1 X& h& t; w' U5 k
: C: q' j# {8 p4 SThe PDBs listed in the project file will be searched to satisfy the parts
) `6 B; ?% L. ?0 V* urequirements of the iCDB only for parts not already found in the
( n7 r2 q: w- H- L+ C# D1 tTarget PDB.
- i) h8 w) U9 S( }
/ b; Q4 R7 B* x) p, c) }1 OThe AllowAlphaRefDes status indicates that reference5 J0 H0 a6 s! x9 @' M
designators containing all alpha characters should be deleted
7 S- V6 [6 q+ [% Q9 zand the relevant symbols repackaged.
/ O8 Z$ I0 X5 D" Q9 e: b0 b, O/ m. U# b" ]
The cross mapping of symbol pin names to Part Number pin& }, y' p3 S; H# K+ h
numbers will be checked for packaged symbols and mapped correctly2 f( ^5 q( w* n. g
for unpackaged symbols.
7 h' c' T9 o2 ]/ m5 N/ a
8 i1 Y7 u: m) M+ p7 Y2 EProperties that have been checked off in the Property Definition Editor9 C; F. E6 `, h) T* t
found at Library Manager/Common Properties will be checked for value& b, e$ v$ U3 j9 I! ?9 G
differences between the PartsDB and the non-null properties on symbols.
/ w1 U: E3 b4 t% e) i1 C, LThose properties checked off (other than Part Number)
% D9 \, _/ ^; Q- }0 |$ ewill not be transferred from the PartsDB to symbols.
! q4 e1 G+ ~. D7 j# y3 CThe following properties were checked off in the Property Definition Editor:3 ~- B5 _; B1 D( k+ J+ `8 m# B9 _
"EPFIXEDWIDTH", f+ @3 D% C* h6 w- S% \
"EPFIXEDLENGTH"
0 L" I$ s, n: ~/ U* w, D"Term"
) h( V5 t5 m5 [8 ?8 Z( B& X, W/ ~" o* c: M; ?"SIM_MODEL"& H, U; s8 B) `3 `! X
"SIM_MODEL_FILE"
$ ?8 l! s8 ]- L"Array Component"
! u/ ^4 R. Z. n' w7 b2 n"ICX_PART_MODEL") H% x6 d+ w1 F* ^
"Use Verilog"
3 g' y. S6 n* o2 W9 U* Y4 j, M"Order"
, W. M8 C3 y: \- _' ?"Parametric"
% |5 {) _0 f; w$ |" u+ Z"Value2"
2 K. }/ x5 ?9 N' H. z+ B"Tech"/ s; `/ z6 ~6 R( a$ d/ S/ R
"IBIS"
( n2 Z9 R4 V3 r) R0 H9 `/ _4 L0 x8 l"Part Label" S8 U% \5 b. N1 e/ o3 ?
"VHDL Model"
! L, e# G0 q- @/ L"Verilog Model"+ Q/ K! m6 y+ k. Z- ?4 I
"Cost"/ B7 v. R' q1 y: r: P( K4 Y- A
"Tolerance"
6 v2 v3 d+ h9 e, h"Part Number"% Q- E8 G1 t, p4 W5 e5 v
"Value", u" H2 \, z+ ^% x! P% F2 e
"Part Name"# i0 x. Z, f( N. {6 m: E
0 T2 L8 z+ c0 R3 ?; H
P9 U$ \4 B# b$ p8 h3 \7 vTesting of Packaging is being terminated with 22 errors and 1 warnings.
' n) j: [% c4 Q' x3 tDesign has NOT been packaged.0 z2 T1 h: X4 |1 v" U% ^6 B$ ^, b8 `. K
4 x1 F3 s$ M: `: M) i2 q
Writing to Log File: Integration\PartPkg.log
& f" Y. n' j" H1 r$ K
$ \! q! V! w: ~5 d8 M5 jThere have been 22 errors and 1 warnings.7 W3 m8 x& }. X2 \0 R
) [ U/ s" g! L% @- W
///////////////////////////////////////////////////////////+ d. [, g- l1 T8 _, l+ f
///////////////////////////////////////////////////////////; ]2 i2 ^2 ~% w7 m0 P. |
///// The Log File will now be copied to this window. /////8 r# K- P9 E! ^* v1 ~% r7 B# v2 _
///// Therefore the data above will also appear below /////
H' W, r5 b; p- i///// with more specific error and warning messages. /////3 d3 u+ o) Q1 C9 y
///////////////////////////////////////////////////////////" b; o. b) ]# L0 K7 P y! @0 X
///////////////////////////////////////////////////////////
6 A5 t* z" X2 _+ z( O7 j) ?5 W/ M; [$ F& d( S9 p1 a
# P1 A# J7 M0 Y+ dPackager! ]! r9 I" D$ m# f9 R+ I
--------
5 Y3 V( T8 ]. f' [6 I/ t% y+ T& b' ?
09:27 AM Saturday, December 29, 2012* u1 E' B9 G7 X% e
Job Name: F:\demo_dx\demo_dx.prj
2 f& S& Y4 I& R0 `
7 x1 B. y' Q1 h2 K2 K5 j/ g$ @$ `9 d' r5 V6 I% }9 _0 @' U
Packager Version: 020806.00
$ L$ P$ T5 `+ `; E! [# r8 S! K. ^' i2 R
Commandline is: "C:\MentorGraphics\7.9.3EE\SDD_HOME\wg\win32\bin\package.exe -jF:\demo_dx\demo_dx.prj -nBoard1 -Add"; t' G0 U& L; N. I- U
! p& Q) c0 k% Z% P# I( jThe Common Database is at "F:\demo_dx\database".
; Q6 r! H/ e; v7 }0 ]% y
- C% Y0 K# Y* K, |, r! ~The Root of this design is "Deme_Root_1".
. ?- b5 s: X" y# G; P( b. I |1 @9 o( [5 m5 K0 h' C
The Front End Snapshot of this design is "DxD".
% |& Q- N% U. Z# ?% q" z9 C- j% j: u. S2 ? o% X
The PCB Design Path of this design is at "F:\demo_dx\PCB\Board1.pcb".
( K5 c' z) _- y/ \+ S1 t& ~% @9 U: p% ?' B
The Central Library is at "F:\Central_Library_for_DxD-Exp\Central_Library_for_DxD-Exp.lmc".
; Y' e0 Q: ~' G8 ^: g3 i: ~2 O" F- J, {( K& X+ Y$ \0 s
Unable to determine the Disable Repackage status.# c- ~# x9 [- z; N" w
!Repackaging will be allowed!+ l6 F& k2 a0 w- ]' c8 O
* R* F: S' t- g( P0 D$ l( c9 vThe PDBs listed in the project file will be searched to satisfy the parts \9 u- p6 p$ ~/ e1 Z2 J) Y% W
requirements of the iCDB only for parts not already found in the* Q& j% q! d0 q4 q# H% z2 S
Target PDB.% n; z% b. P6 B- i/ _
z8 Q! } z6 q" G( HThe AllowAlphaRefDes status indicates that reference
. |: G* S, \2 o. P# U; P6 e4 edesignators containing all alpha characters should be deleted
8 F/ ~( q0 \0 Zand the relevant symbols repackaged.& a$ V7 ` A6 C! p' i
* \- x6 f: w" tThe cross mapping of symbol pin names to Part Number pin
5 p1 B' l$ m* F9 y7 Rnumbers will be checked for packaged symbols and mapped correctly
$ L4 i0 j- K3 m( tfor unpackaged symbols.- m6 `6 l# I# x, R
- u+ |% b' f* }0 \3 KProperties that have been checked off in the Property Definition Editor# S6 y, Z/ z2 B3 K m. x4 P5 m6 i
found at Library Manager/Common Properties will be checked for value
' s8 ?! G. m% i! Q6 q' [9 Pdifferences between the PartsDB and the non-null properties on symbols.: k3 [8 O/ w ~! T. [5 A; Z
Those properties checked off (other than Part Number)9 z- ?1 Z- y# x! d$ F( S1 M
will not be transferred from the PartsDB to symbols.
8 z. b" ^( y8 J6 |8 qThe following properties were checked off in the Property Definition Editor:
0 q m/ K" m/ V! Q2 }# x2 a, d"EPFIXEDWIDTH"$ h; t+ a( s$ a' n7 \
"EPFIXEDLENGTH"7 d' F6 g( l8 R: }7 W
"Term"
4 f' u' M; N* c0 k" R"SIM_MODEL"' g+ t& U8 W- P2 g7 F
"SIM_MODEL_FILE"
2 d S) ]1 }' y"Array Component"
0 w0 m9 t, B4 ]7 o0 b"ICX_PART_MODEL", w' _" q# w) z4 {* K
"Use Verilog"
. x7 i' `8 T9 p+ W: u% N( G( X"Order" M0 T/ h) a% w9 F: F
"Parametric"' g9 z3 T T7 t3 Q. B; ^6 l3 g( A
"Value2"" Z5 x$ J' f- g+ O
"Tech"# J3 Y% ]* p2 @5 N" X
"IBIS"0 l9 F' o% D1 _- ?( d! t3 ~
"Part Label"
2 Y) }, Z- w& k T" C$ D"VHDL Model"+ u9 e: D: \% U4 ?" w
"Verilog Model"
1 V6 n% D' b4 l/ G. A% T9 a"Cost"5 a$ v: a# k3 s
"Tolerance"
2 n, a8 V: V( U3 {6 ]. y"Part Number"
6 @. J% X$ \0 P: I"Value"" D7 I0 g1 K: w3 }1 R, c
"Part Name"
) d T$ t1 \& ? c! ~5 i4 R; l% I9 ?/ b* ~. Y) D
Checking for errors in the ICDB...0 o; T) ]+ f, c7 I* m9 E2 r
2 P( W: q+ `8 p' a
No errors found. Proceeding with packaging...6 z4 i% t: S/ o
7 ?: o' C* S; L& ~
! ]: L1 t# J. p, n
. |/ e1 X6 [/ i, D) D) oCommon Data Base has been read
. A$ ^1 P6 n+ l& v. x$ ]+ X9 }( z& Q" N9 _" F3 j& U
Target PDB Name: Integration\LocalPartsDB.pdb
; N. M6 o, |0 {4 [& t% K5 i2 o4 H0 ]
WARNING: There are no PartsDB partitions from which to extract parts." T% o- ]+ |. |+ }
Proceeding using the data in the local PartsDB "Integration\LocalPartsDB.pdb".
8 ?. \4 E) Y6 u1 a/ m
% e, g) B5 M5 eNumber of Part Numbers: 21
: l9 g* ?- V: \Part Numb: BNC_1 -> Vend Part: ! K- }9 g* ]" V' p; j* s
Part Numb: CON_EDG_64 -> Vend Part: * L1 U# h# l, h$ }& {
Part Numb: C_P0.01pF -> Vend Part:
R# u3 \9 L8 h, s5 u$ kPart Numb: C_P3.3uF -> Vend Part:
# B$ Q0 J3 s s2 C$ L8 Z/ vPart Numb: C_P47pF -> Vend Part: 0 L5 B" N! M; N
Part Numb: C_0.1uF -> Vend Part: 7 u! y% |% i0 e+ {9 N, m
Part Numb: DG419AK -> Vend Part: S6 z( h# E4 Y! g L
Part Numb: EPC1064 -> Vend Part:
% g/ ]( v; Q/ X7 p- R7 dPart Numb: EPF8282A -> Vend Part: " _2 l. r9 z0 e2 o% w
Part Numb: FCT16245 -> Vend Part:
: \+ I4 u) o8 b1 SPart Numb: LED -> Vend Part: % s: Z3 T: a( ?" U1 u. c- P; s
Part Numb: L_50uH -> Vend Part: ! c; E. r( o% r
Part Numb: R_2K -> Vend Part: : \1 H- _5 R( l' o6 {
Part Numb: R_10K -> Vend Part:
. F, K0 B& d& YPart Numb: R_100 -> Vend Part:
1 k$ g4 I9 [ O# }, J2 mPart Numb: R_220 -> Vend Part:
5 |4 t0 E9 y, \Part Numb: R_510 -> Vend Part:
) J6 F0 g; i I. f, w5 j! HPart Numb: TC55B4257 -> Vend Part:
: O! n% i1 y( h6 A! vPart Numb: TLC5602A -> Vend Part:
# W& R; m* I2 cPart Numb: 20L10 -> Vend Part: * |2 I7 ?7 p, X) Y. x$ E1 f
Part Numb: 74ACT574 -> Vend Part: , C/ m6 P* T0 y3 W3 z
" d9 Z) X }4 S% w3 f5 G
Number of Part Names: 1
1 [6 `7 q i. X" F3 pPart Name: TLE2037A -> Part Number: 9 K; L ?9 w2 b! K, i2 e; r, T2 ~
% A) Y! ?- o' H+ k) s7 p/ L
Number of Part Labels: 02 c2 H8 {- ]% a7 X
1 A* W% J; l d* K
' ]7 u2 m) X1 R. pChecking for value differences between non-null symbol properties and PartsDB properties,7 q: ~5 C0 Y- L5 R
but only for those properties checked off in the Property Definition Editor
. x) E/ `% p! ^ i3 u4 M( ]; T& p" A* T, L
Checking the validity of the packaging of prepackaged schematic) g$ N9 F, _* e" t2 ?
symbols. Only the first error in symbols having the same; J) ?* M4 l1 N+ h0 B5 y; b
Reference Designator will be reported.
6 E% G' ~/ |% W; \2 z& L6 A. ?5 Y @' M s) `
ERROR: There is no Part Number: CON_EDG_64 in the Parts. Z" M5 F- ]2 j* z( C1 ^
DataBase for symbols with Part Name: CON_EDG_64 and Part Label: (null).
\& ?' n, q1 J2 ]3 i) i& J[Please add the Part Number to the PDB either directly
4 o: z5 ?3 C8 t4 D9 f) e3 Jor by having the project file point to a PDB that contains it.]
1 o, t& M6 v$ X- R1 Y3 p) T ~The relevant symbols are:
: u1 c( o/ t P% z) q5 Q+ w1 @& j# d9 v( o" x
Block Deme_Root_1, Page 1, Symbol $1I41 ' o" q% I |7 ]; L' P" @. N
$ u2 y0 c6 J5 m" K+ d
ERROR: There is no Part Number: FCT16245 in the Parts5 h4 g0 [' K: E: L
DataBase for symbols with Part Name: FCT16245 and Part Label: FCT16245.* E, W- y+ T) U* C2 z- M# Z3 |4 f
[Please add the Part Number to the PDB either directly
% {, Y# t: g ^1 y1 hor by having the project file point to a PDB that contains it.]
; q E5 o& I; E; VThe relevant symbols are:" k$ D( j/ U* P3 P6 u4 p+ h! E
* W+ _/ t7 l1 ?5 Z
Block Deme_Root_1, Page 1, Symbol $1I1277 8 w: `% }7 N& p+ T- c0 k
Block Deme_Root_1, Page 1, Symbol $1I1424 : T% d7 A# s' U) q& v9 n) y9 S( m
Block Deme_Root_1, Page 1, Symbol $1I1395 & U- h0 J5 {4 \7 e% G1 K0 @
Block Deme_Root_1, Page 1, Symbol $1I1366
, T+ Q- r7 R* i5 i Block Deme_Root_1, Page 1, Symbol $1I1337 7 b/ R6 [+ b/ c0 t' R. U: `3 ^
Block Deme_Root_1, Page 1, Symbol $1I1308 |
|
/1 
发表于 2012-12-19 20:37
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
