|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
下载：http://pan.baidu.com/s/1gdhBNzl! m6 w2 a) X7 C* g( d/ M
5 P. {" W* ~4 F, ], Y) C/ i! m" h
DATE: 05-01-2015 HOTFIX VERSION: 002& O* t' j+ w5 d' h
===================================================================================================================================6 s1 N \) T2 p2 I- @5 u! V: n
CCRID PRODUCT PRODUCTLEVEL2 TITLE% K0 w- D( C" Z. V6 K
===================================================================================================================================
% b/ X, R9 ^$ l4 Y+ R& g7 \' a 1315048 ALLEGRO_EDITOR INTERFACES IPC2581 translation inconsistency on negative layer
\/ d- V6 p: i# z7 \$ k 1362745 CONSTRAINT_MGR OTHER Allegro PCB Editor crashes on opening Constraint Manager with any design6 V$ I- E- K# n8 N" P& }: q
1373412 ALLEGRO_EDITOR GRAPHICS SigXP Print Canvas : Via model seems to be filled by black Via box.
5 r" [& p. G. u( F2 C- n 1376765 CONSTRAINT_MGR ANALYSIS SETUP/Hold spreadsheet lists only one pin pair8 w- l- I$ f( ?1 j' M( h( T
1399646 ASI_SI OTHER Should be able to run mbs2brd with SI/PI base licenses
( j* W" ]% S' M2 W: F: O; C 1400215 SIG_INTEGRITY REPORTS cross talk failure on certain nets in PCB SI 16.6( |3 L2 m* T0 @. y& ~7 _+ v) M
1400302 ALLEGRO_EDITOR MANUFACT Copper Thieving is working differently in SPB16.6 as compared to SPB16.5
& d; {5 [, t9 z5 u" r2 ~+ G 1400755 ALLEGRO_EDITOR SHAPE Updating the shapes on the ATTACHED deisgn causes a short to a pad.. R3 u' `0 ~9 W9 m) H
1400813 ALLEGRO_EDITOR SHAPE PCB Editor crashes when you delete islands from all the layers and save the board6 Q: T/ r) P, d0 g+ P! @' _
1404174 SIP_LAYOUT OTHER Creating bounding shapes generates INCORRECT shapes and DRCs4 ?4 i; K* i5 G$ H" l
1404184 ALLEGRO_EDITOR INTERFACES Step package mapping - Save is disabled for certain symbol! J V( E& S4 }! L: p' J) x
1406457 ALLEGRO_EDITOR SCRIPTS Unable to launch allegro.exe -orcad after update hotfix 046
5 B, ^0 {) E& G0 r8 V/ f 1407123 ALLEGRO_EDITOR OTHER Lines with zero line width are not being printed in PDF format
! C; M- O4 W# b1 \3 y& ? 1407483 ALLEGRO_EDITOR REFRESH The 'refresh symbol' command creates an unrouted connection in a fully routed design1 K' [3 r0 m6 i, [2 F
1408072 SIP_LAYOUT OTHER Net assignment for a BGA component fails on running the File - Import - Netlist-in wizard command.
) Y# m8 N: W# k- l' G 1410857 ALLEGRO_EDITOR DRC_CONSTR Diff Pair Uncoupled length DRC gives different results in SPB16.3, SPB16.5, and SPB16.6.
1 n+ e" h9 D4 I8 }2 o 1413235 ALLEGRO_EDITOR INTERACTIV Find by Query with Via Structures: GUI freeze# F0 ]8 O7 Z! K% p, ~5 \6 e
( Q. o2 {) Y+ R+ L' u4 E5 n DATE: 04-03-2015 HOTFIX VERSION: 001, K* E7 h6 Z9 {- S1 b$ O. f" ]
===================================================================================================================================" V5 e" F% v( N- N) j1 A. U
CCRID PRODUCT PRODUCTLEVEL2 TITLE- I' Z$ p' N* v
===================================================================================================================================5 t# ^+ l N3 {$ N+ F5 }
491042 CONCEPT_HDL SECTION Prevent PackagerXL from changing visibility on SEC attribute% f3 L% J3 V& E+ C8 y U
1205900 ALLEGRO_EDITOR INTERACTIV additional object polygon-rectangle for "snap to pick"
3 X1 }/ s7 T: E0 x7 W0 g 1327533 SIP_LAYOUT REPORTS Metal Usage Report fails$ \ R5 g8 p# e" I7 x) ]! ~1 _
1341177 ALLEGRO_EDITOR PLACEMENT "Place Replicate Unmatched Component Interface" window size should be increased to show "Matched Component", ]. h* A) @* p, n! }2 ^) Q( t9 M5 b
1360269 SIP_LAYOUT REPORTS Getting incorrect results in the Metal Usage report of SiP Layout when the variable METAL_USAGE_REPORT_NOARCS is set
6 b0 J3 @+ G8 x( ? 1361281 ALLEGRO_EDITOR INTERACTIV Moving stacked vs non-stacked via's should be the same.* M8 A! e- g! f
1366525 ALLEGRO_EDITOR INTERACTIV Add replace via with via structure command to Allegro PCB8 E" V: ^2 B1 t: x& ~( @( N
1368091 ALLEGRO_EDITOR INTERACTIV Snap pick to fuction should see fiiled rectangle as a shape* ]% [$ P! R" U. F, ]7 z% e
1371510 APD DATABASE How to show DRC when tack point of wirebond out of finger boundary0 t7 s% V0 S4 n' J4 B. w, |
1373564 ASI_PI GUI Impedance results are incorrect in PFE
" l- t+ Q: O: p( F/ n+ u6 ?3 ` 1374703 ALLEGRO_EDITOR SHAPE Inconsistent behavior on shape voiding
) j; C: K* g$ @1 C 1376851 CONSTRAINT_MGR UI_FORMS CM workbooks change after simulating5 j' p6 M, \3 ~! R
1377555 ALLEGRO_EDITOR DRC_CONSTR The "Line to SMD Pin Same Net Spacing" DRC toggles everytime we run "Force Update" of Dynamic Shapes.! ~6 X" y% o5 v, M% T2 D, e6 m
1378032 ALLEGRO_EDITOR REPORTS Report command and batch mode give different Waived DRC Report results in PCB Editor% Z5 u( d! e0 F8 Z) m
1378611 ALLEGRO_EDITOR INTERFACES Enable STEP export to convert the mixed unit into one single unit/ Q$ D4 \" m$ E
1379240 APD PLACEMENT Placement gives error regarding the difference in units between the database and symbol, which is not the case) _6 {! R/ k$ ^$ }5 Z
1394908 ALLEGRO_EDITOR DATABASE Database crashes on doing "Show Element" on selected net( |! U- x8 d0 C" h
1395541 ALLEGRO_EDITOR PLOTTING Export PDF not correct for Phantom lines" o6 T9 T3 F7 t
1395747 CONSTRAINT_MGR INTERACTIV Rename refdes causes Allegro to crash. Possibly due to CM being open.
5 e4 a9 p2 X( q' g6 O3 k% m- y 1396915 APD STREAM_IF The question about MIRROR geometry function from stream out
. O$ N( G4 E+ g) @ I5 M8 x9 j 1398184 ALLEGRO_EDITOR MANUFACT Mismatch in backdrill data with IPC-2581 export |
|
/1 
发表于 2015-5-7 02:28
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
謝謝分享喔
发表于 2015-5-8 11:30
楼主
