|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 zgyzgy 于 2015-10-10 11:35 编辑 ! E- ]( I4 H1 K. d1 V
" |: e1 n: R2 `" \6 q" M, D昨天刚出来的。。。。。。
& w, i* @1 A+ u: e2 K
0 j+ e' m. Q# C! i- {" B( S9 dDATE: 09-31-2015 HOTFIX VERSION: 0593 f0 F6 u2 Y* C) k5 ]) R( N
===================================================================================================================================
$ X1 j0 }* Q7 SCCRID PRODUCT PRODUCTLEVEL2 TITLE( r6 {) {; h% @6 V- V% d3 P$ y
===================================================================================================================================
8 y4 t! P1 o$ G0 d1181942 SIP_LAYOUT ASSY_RULE_CHECK ADRC reports different results from the spacing set-up
8 G- r+ O0 l6 s* V5 @7 y4 U1328452 ALLEGRO_EDITOR INTERACTIV When changing the shape type, Right-click - Next does not work for subsequent changes
$ U2 B+ T) g% d' A/ J1441502 GRE IFP_INTERACTIVE Design partition cannot be imported. A) P3 {3 v! y" a$ \$ h1 A @
1457920 SIP_LAYOUT OTHER Wire Bond Import is not working correctly with discrete parts
5 I' w' B6 A$ Z1464865 CONCEPT_HDL CONSTRAINT_MGR For identical nets, topology in DE-HDL CM is different from the topology in PCB Editor CM# G+ e3 ]- J8 l. n. o& s
1467365 ALLEGRO_EDITOR OTHER Cadence cshrc for LINUX has an extra space in it.
) F# \/ M3 b9 A; m( A1473744 ALLEGRO_EDITOR INTERACTIV The 'Chamfer' function does not work correctly if the second Trim Segment value is specified instead of the first.. N3 y+ u) p# y0 k
1475599 SIP_LAYOUT SYMB_EDIT_APPMOD Refresh co-design die of an enlarged die is not placed correctly
5 B' e. H' l6 f& e' ^1476284 CONSTRAINT_MGR OTHER Changes with Tpoint pairing not being propagated to the brd file
3 O5 @4 _ ~/ D$ T6 K1476528 ORBITIO ALLEGRO_SIP_IF While translating a .mcm to OrbitIO, the error 'allegro2orbit.exe has stopped working' is thrown3 h. |2 {6 m4 t
1476855 ALLEGRO_EDITOR DATABASE Trying to import Netlist, getting SPMHNI-194 error
_- L% z, Z& A1476920 CONCEPT_HDL OTHER Genview consistently fails in some indeterminant manner.
: F5 i& k1 J, f( H7 N. S1478111 F2B DESIGNVARI Hierarchical block variant not shown in testcase with S57 although it was working with 2015 release
7 g7 m$ I5 b1 J" q1478225 SIP_LAYOUT DIE_EDITOR IOP incorrectly rotates pins at a co-design die+ `& C: G7 J5 A1 t5 j
1478465 SIP_LAYOUT WIREBOND Ability to set default bond wire option to on for wirebond import/export commands; V0 x' n- p0 g- D: B
1478994 SIP_LAYOUT SKILL axlUIMenuChange does not work on Linux5 t* @# u# W. h" P2 V+ R
1479023 CONSTRAINT_MGR OTHER The cmDiff reports different data when files are reversed in UI
" O5 S/ \! @& v1479785 ORBITIO ALLEGRO_SIP_IF brd file does not get loaded in OrbitIO% g! Z& O5 ]0 [$ y
1480367 SIG_INTEGRITY OTHER Differential pair extraction SKILL error, 'parseString: argument #1 should be either a string or a symbol'- r% N" |8 S8 W I# I
1480538 SIP_LAYOUT DIE_EDITOR CTE compensation is limited to 3 decimal places, can that be increased
0 P1 V1 M7 E+ w$ b5 ~* D" |3 B, Z1481109 APD MANUFACTURING control Package Design Integrity for snapping the via to pin
# ^: P: r5 f( p: \1482771 SIP_LAYOUT WIREBOND Fingers and wires cross when moving the guide path
" h$ o! l2 H% w8 m/ ]% ?& g' B) v, c
正在下载文件中，稍后分享链接。。。。。。
( U2 B F ]' W
8 e! n D# v: Y3 L b% q& p5 R8 t) q- n: r
1 x8 G' O- x& ]1 G8 q& R4 T8 A3 H$ V
3 l' U4 P! ^2 k* Q. h
- I; I0 e( i0 q5 r3 c" J
; w- w# E# G c! b# W
5 c$ J7 j& F' a+ {& U* x- F& P
* K7 E. B# y! K2 n) }" ~7 n$ I4 u7 f5 A, }' q
http://pan.baidu.com/s/1gdnouNx0 z% ?4 s) ?' D7 v- n
. D |9 r$ d# h% ^5 k. t y6 N
3 }& W& g/ W5 c& M9 F3 i3 Z3 m+ S9 u% W& d7 M
; ]% T4 n2 @! j% z9 x$ ^4 R5 B
+ j+ k+ L- l7 P1 q
7 T! B% }! g: G' k5 m- u8 R# u |
评分
-
查看全部评分
|
/1 
发表于 2015-10-10 09:07
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
