e/ B. t' ]3 X$ m( |
file:///C:/Users/F2159499/AppData/Local/Temp/artED06.tmpLAN
7 [! F( h- b) a+ T/ ~2 Q) vuthe length of the LAN signal traces should be kept as short as possible(<3000 mils), LAN chip/phy to be located near the connector
( e5 K5 M! Q; M/ M* e* Q" S) O- g; \+ Z- O; E. Z; h
uall traces are routed referencing to GND throughout the length
$ O9 q/ C# D5 d; _
uall traces not to cross any GND or power VCC plane split (moat)
" w) e/ d% \$ j3 S u all LAN signal traces not to lie adjacent to any CLK traces
0 A1 y7 ^0 Z$ b2 a) H0 {1 P6 L0 J9 Yucheck their unity of LAN differential pairs trace width and spacing
# q: v8 N" Y* G5 q& x5 iudifferential pair termination located on chip side and should be populated
E: Z% @* L5 x/ _* o
1 \9 \+ i$ T4 s- F1 X J
5 L4 _* t$ j# n- W. V, O* s
) F S5 b, P4 a+ `9 E# ]
: q3 S. Q7 V% J" I
% W! E& T; ^2 M- Z* W" I6 s g
/ |$ T2 S# I/ Q; O1 Y