0 e; }/ @4 d0 {# Jfile:///C:/Users/F2159499/AppData/Local/Temp/artED06.tmpLAN
1 K$ K1 U, E% \& _* P
uthe length of the LAN signal traces should be kept as short as possible(<3000 mils), LAN chip/phy to be located near the connector
0 E% R; R. g2 L( R2 ]2 k) o
+ x6 O4 t9 S8 R# K7 Luall traces are routed referencing to GND throughout the length
' a# K1 F; v2 F) _* _
uall traces not to cross any GND or power VCC plane split (moat)
* i$ R; o* L, u u" z e/ K2 w
u all LAN signal traces not to lie adjacent to any CLK traces
; N+ a. _/ F0 t9 h7 l+ C
ucheck their unity of LAN differential pairs trace width and spacing
& J# `' s3 H, l& B6 q* W" Z1 K
udifferential pair termination located on chip side and should be populated
8 g& B2 I: w5 z* a3 @
3 J' L( N4 U2 q/ {. c* N
* N1 U) z3 }8 i0 Q5 |- T- G6 ]
2 e+ e3 ^. q! u: S6 N' }9 O
) B0 y5 ]1 D5 o" q4 w( y$ H
) I- ?( m" c/ {$ z; W
% g: i: J: D% R- c2 v3 k: g% b