|
zxli36 发表于 2012-12-29 09:04
& @# Y x6 T5 A) ^能不能把你Package时的信息发上来大家看看。 * m! W$ L f3 t% u: L7 d+ l
Package时的信息如下,总共有二十几个问题,几乎所有器件都有问题,这个问题困扰我很长时间了,麻烦您帮我看看,非常感谢
[1 B$ ~7 `0 P6 A4 Z
; q! E, ]. f- r9 y9 ]/ v7 U-------------------------------------------------------------------------------------------------------------------------------------------------------3 L1 g- i7 N, }
Started C:\MentorGraphics\7.9.3EE\SDD_HOME\wv\win32\bin\packagerui.exe F:\demo_dx\demo_dx.prj /d Board1 /nobrowse /config "C:\MentorGraphics"
# X0 V; m8 C1 n; J+ X& V9 _0 Z' ?+ g$ A+ i
Packager Version: 020806.00: ]0 o( Y& s a$ `$ D/ n
5 A) J% k3 n7 W8 {% DCommandline is: "C:\MentorGraphics\7.9.3EE\SDD_HOME\wg\win32\bin\package.exe -jF:\demo_dx\demo_dx.prj -nBoard1 -Add"
( H6 i* A3 z" B5 R9 j3 I9 l$ r& |- ~
9 q1 `9 `/ Q% C8 j9 Z8 _5 c) w8 AThe Common Database is at "F:\demo_dx\database".$ @+ Q5 g5 d3 K1 J
# u7 @) ?- z/ M a
The Root of this design is "Deme_Root_1".( X0 _. [7 V8 ~6 ]4 a9 @
9 B% A8 w+ o3 O6 _& r4 Y
The Front End Snapshot of this design is "DxD".
4 _- w. ~& f; k& A* T$ | f0 J
) p' x: s1 l( X) [The PCB Design Path of this design is at "F:\demo_dx\PCB\Board1.pcb".
, h9 f' E _- ]9 w; C! d+ R' b5 k5 K$ L; q# ]. O
The Central Library is at "F:\Central_Library_for_DxD-Exp\Central_Library_for_DxD-Exp.lmc".8 ~9 a9 w$ |* l* ?( j
7 l2 }3 y7 e$ R
Unable to determine the Disable Repackage status.# i/ {( H5 H. b+ v4 x8 u0 U
!Repackaging will be allowed!
/ z7 q. l& G5 o2 }+ J$ R0 u8 m- |0 n% w8 }9 I
The PDBs listed in the project file will be searched to satisfy the parts9 @1 r0 }* n1 e
requirements of the iCDB only for parts not already found in the
x. q( V7 Z& b" K/ f$ hTarget PDB. w$ n3 S# P R% W/ x1 n/ n
/ P+ d n; ~; \The AllowAlphaRefDes status indicates that reference
+ f& a: Q7 ]% h2 N! {designators containing all alpha characters should be deleted
* B. n! o b A) ? P5 s. ?4 Tand the relevant symbols repackaged.' m ]/ d. r& j* Q4 z a2 G
5 z. w4 j* @2 k) p0 E* m: j
The cross mapping of symbol pin names to Part Number pin8 B6 J" O$ M& M5 \7 d
numbers will be checked for packaged symbols and mapped correctly# B o; k/ c' N U' t7 k3 s! M
for unpackaged symbols.
4 ?9 l3 [: h9 @5 `* j: K
( T+ Y. ?' Y9 n1 Q6 |, oProperties that have been checked off in the Property Definition Editor {8 j% R' i: B R. A
found at Library Manager/Common Properties will be checked for value
: k+ f' P" w. X+ r1 C- Vdifferences between the PartsDB and the non-null properties on symbols.5 P7 o( M2 q8 U2 y
Those properties checked off (other than Part Number)
) i$ d6 m d3 U% ]will not be transferred from the PartsDB to symbols.3 C# N! E( P2 Z; s7 Z
The following properties were checked off in the Property Definition Editor:
: r. O% {8 R1 P. {3 m/ X. [6 s4 ?"EPFIXEDWIDTH"
. Q$ Y) X }5 g0 L7 ]6 u5 P k# U"EPFIXEDLENGTH"
% Q1 h9 Z2 y) F. ~9 j4 Y4 h& b"Term"
( X' z2 n* P" O0 h* v! O"SIM_MODEL"' M2 h& ^( b/ \1 N `
"SIM_MODEL_FILE"
- J N1 l4 ^4 b; @/ V: N"Array Component". {: Z5 B3 x! N7 Y% A: t
"ICX_PART_MODEL"4 C4 F/ K$ Z* W, `+ h0 g
"Use Verilog"* K3 x: E9 q" a a! G
"Order"
; y6 `$ Q& e- |' y' K v"Parametric"
% U) I1 N9 R" Z- @% X"Value2"$ a! G8 V5 a8 T$ g0 y% f
"Tech"
0 s" z- O2 q9 n$ Z, z: A' a+ T"IBIS"
' L$ q8 M- x: F) O"Part Label". ]7 @! E" J- q3 f/ c
"VHDL Model"
# \: d( v8 v5 [" _! ]# u' \% H! b8 V"Verilog Model"
" w& I Z. e2 ~9 v) z( ^. M% K"Cost"
2 I$ B( D& W3 d5 \"Tolerance"0 h8 i- Y/ E* {1 ~ H
"Part Number"! U9 a+ k, f3 [$ Q( ]. p
"Value"; b$ O" p$ U" |1 x' m! q8 V
"Part Name"
( a6 p5 n+ ^) Q* H7 ^9 H: w
( `3 J( t/ \8 |% u
3 T8 s; T& l; x' WTesting of Packaging is being terminated with 22 errors and 1 warnings.
' L& f9 B1 S# d1 p% m( j1 pDesign has NOT been packaged.
6 T$ _( T& V* f6 i! K* L, p6 J" X0 o* r3 {3 S
Writing to Log File: Integration\PartPkg.log: |, `% ^. d5 i X9 a- w" R7 w7 t8 `
+ Q+ h' p, p. x( e" D$ d; i3 A
There have been 22 errors and 1 warnings.
8 H, v+ Q5 k4 O; ?9 p1 `+ L: A* m4 g& p4 d% Y8 r; Y
///////////////////////////////////////////////////////////4 X+ b" ?& u0 R( y
///////////////////////////////////////////////////////////
0 n: b$ X0 c0 a///// The Log File will now be copied to this window. /////
0 G. J# i: o$ ~- j7 R, r% ?) M///// Therefore the data above will also appear below /////+ W& B% Q2 D5 j! C9 g
///// with more specific error and warning messages. /////
9 m$ E9 p. T8 p6 c% n% l% A* \* F" G///////////////////////////////////////////////////////////" U6 ?, C# Q. z2 `- i9 r
///////////////////////////////////////////////////////////
6 G' h! [0 |/ h- Z8 x
/ n3 X2 H: T) ^3 [" l, _/ G1 R n4 A7 D
Packager
. A- a! E0 E0 x7 P' Q1 G--------0 u5 l8 e6 D5 Y
7 W/ c, |: X1 i8 Z* s09:27 AM Saturday, December 29, 20120 Z7 L) G4 X* Y0 y/ ]8 x
Job Name: F:\demo_dx\demo_dx.prj
" \9 w! z" v& \2 C$ B, `, ^& t3 m/ X1 l2 Z
; |! j+ _6 J, C4 L, I) H% {
Packager Version: 020806.00
6 ^0 `) Z1 E/ D: j
$ J; j# k. A8 H/ W9 ^! KCommandline is: "C:\MentorGraphics\7.9.3EE\SDD_HOME\wg\win32\bin\package.exe -jF:\demo_dx\demo_dx.prj -nBoard1 -Add"
! v0 {' H* _3 c7 v
4 e( K8 y# L' w7 }! L( J8 t GThe Common Database is at "F:\demo_dx\database".
9 ?7 D4 m, o/ J1 g; |' d& Q9 J1 E& Z" \' H8 s1 b: V2 ?' u
The Root of this design is "Deme_Root_1".+ X% b6 ^* s& X7 w3 Y, ]3 `
$ b; R- A2 N$ ?3 g) b0 F) z, g8 V1 Y
The Front End Snapshot of this design is "DxD".# ~1 W* L6 R! N' T9 d
2 K2 O0 C. b+ ]6 F, f- ~& Z
The PCB Design Path of this design is at "F:\demo_dx\PCB\Board1.pcb".- V4 m6 x P) g4 q3 N! |
/ `1 W8 M* H4 U$ M% t9 hThe Central Library is at "F:\Central_Library_for_DxD-Exp\Central_Library_for_DxD-Exp.lmc".
2 l1 }1 w. e5 H* ^. J* C' v
" S! _3 E: n0 H8 X5 LUnable to determine the Disable Repackage status.
" w7 a/ Y4 r5 ]!Repackaging will be allowed!
n3 r, u0 \2 x4 |/ H
" C" ?% a# ^ V2 y1 ZThe PDBs listed in the project file will be searched to satisfy the parts
* h1 k! l/ P& \, y6 S6 Irequirements of the iCDB only for parts not already found in the; x* l& O, o! R. V& b% m
Target PDB.* \3 J. p. Q/ Z) V _# L
5 p' l% u5 C8 m5 j, H5 Q! [) j8 HThe AllowAlphaRefDes status indicates that reference
8 k' N1 X) ]; _! e5 mdesignators containing all alpha characters should be deleted* b5 G, u, ?; Z. G' m7 K( ]
and the relevant symbols repackaged.+ Z% Y C& i: T9 V* W& U
0 y3 M- T! @( h
The cross mapping of symbol pin names to Part Number pin
+ N: n: Y- I8 {: a8 c$ G4 anumbers will be checked for packaged symbols and mapped correctly6 V ? i6 e' O7 d
for unpackaged symbols.
. _ J( w; T& P5 \9 I2 ~( s7 _" D& a
Properties that have been checked off in the Property Definition Editor
% i7 b: \$ m4 hfound at Library Manager/Common Properties will be checked for value
# G% C2 U. @6 \) gdifferences between the PartsDB and the non-null properties on symbols.
1 e8 i% {/ C" q0 N8 c A" xThose properties checked off (other than Part Number)
+ d; l0 R) |2 rwill not be transferred from the PartsDB to symbols.
2 v6 m+ y$ k( U; n0 d; {4 v8 tThe following properties were checked off in the Property Definition Editor:
3 W4 m# H" W% I. Q; ]# {"EPFIXEDWIDTH"
" {/ {6 A' S8 n" Q- s! B* O"EPFIXEDLENGTH"7 U* p6 m/ j8 \% `1 t
"Term"/ I; Z2 M+ n& y" o) j6 U* P
"SIM_MODEL": p1 N6 `, U$ c
"SIM_MODEL_FILE"
, h: O! O" O$ I6 E"Array Component"" _) D5 e% N4 n4 T E- K5 Q L
"ICX_PART_MODEL"& n6 u' o* i/ V
"Use Verilog"& E" R# I' G) S7 a! d" _) f2 [
"Order"0 ^- J: x- N" s
"Parametric"
# ]7 i( f0 |( E/ b ]1 W+ n' A"Value2"+ j" z- t: I3 O* @
"Tech"$ O8 O7 L1 ~6 [# k# y
"IBIS"
7 c' G$ ?! d2 ]9 V, u"Part Label"( M: _6 V2 e0 P6 D0 u9 b: \
"VHDL Model"
1 F2 t1 M2 ~! ]7 d"Verilog Model") J$ y6 S O8 \8 o$ Z3 Q/ c
"Cost"$ V) {( v" K" Q, b( i( }6 _
"Tolerance"
0 X0 I; D; P' J" z; C( ~) F"Part Number"8 j e: ]% [% K5 v+ G
"Value"% Q+ Y, w, |# L) c* A9 R+ \9 }
"Part Name"
; }" R3 ~( l. N% |% d, e/ d* Z: ]. V& A9 S
Checking for errors in the ICDB...7 d. A+ e* V' c5 n* p4 x, f, ~9 W
! _- l0 I0 e' Z8 o' T/ k' Q C6 NNo errors found. Proceeding with packaging...2 n1 h5 D9 F7 c4 J6 v
) P( k' J$ l j6 L
" j2 z8 a) Z9 F: o/ d& N- j/ R$ Q
) W$ o2 W+ X3 s8 @. K
Common Data Base has been read
& n# q. }* K& V
) z; \# `: X l3 LTarget PDB Name: Integration\LocalPartsDB.pdb( P0 j, s( N+ i: D* z7 T/ l
4 h; c) U- t5 v" }2 K* qWARNING: There are no PartsDB partitions from which to extract parts.8 U: H5 ], a5 X" C- Z
Proceeding using the data in the local PartsDB "Integration\LocalPartsDB.pdb".
1 b( Y1 t% N% c5 [ Y/ B4 ^
+ v9 x3 Q) B' Y; H# B# N1 FNumber of Part Numbers: 21+ M6 X3 R3 ?; t+ n% L6 `: g
Part Numb: BNC_1 -> Vend Part:
" H* t& {7 _7 `+ L, T9 k6 J# NPart Numb: CON_EDG_64 -> Vend Part:
9 I Y- R9 r) E* iPart Numb: C_P0.01pF -> Vend Part:
2 C7 H% f& d2 |% D2 e5 R6 `8 {9 BPart Numb: C_P3.3uF -> Vend Part: ! v0 _ J j7 b( z8 x
Part Numb: C_P47pF -> Vend Part: , X) }- W: ^2 R6 y4 U% k3 ?7 U( n
Part Numb: C_0.1uF -> Vend Part:
6 z. S5 t" W% W3 _7 j1 yPart Numb: DG419AK -> Vend Part: $ L* F- `/ E# l1 g: e. _& Q! H3 _8 _
Part Numb: EPC1064 -> Vend Part: ! ^' E' r9 l2 ]# H* W! j
Part Numb: EPF8282A -> Vend Part:
, t: H( ?' T" VPart Numb: FCT16245 -> Vend Part: ! v$ U# W+ c2 u# c
Part Numb: LED -> Vend Part:
4 |6 k4 g, l* S% tPart Numb: L_50uH -> Vend Part:
4 A+ l4 o2 Y- j4 I, DPart Numb: R_2K -> Vend Part:
7 K3 L! r2 k; d# r' U0 B5 I/ N( hPart Numb: R_10K -> Vend Part:
' r% D8 E& u6 j/ s! C7 ^Part Numb: R_100 -> Vend Part:
1 ]" c( m" k# ?) T. D! oPart Numb: R_220 -> Vend Part: . j$ k6 t) R2 g* [, i
Part Numb: R_510 -> Vend Part: # e3 |" |2 G# M% C. k& k
Part Numb: TC55B4257 -> Vend Part: $ P% Z$ z/ O( L, l6 h# U8 X/ R+ N
Part Numb: TLC5602A -> Vend Part:
/ |. w p: W) d( ]Part Numb: 20L10 -> Vend Part: # o2 J& r0 H W) a! \
Part Numb: 74ACT574 -> Vend Part:
+ V% w7 m, Z, C# C5 P% ~3 E% S) I7 ~- p) O
Number of Part Names: 16 X; A; \# }& u4 k/ Y
Part Name: TLE2037A -> Part Number: 3 W! W; p7 @% U. Y/ D% q
( n9 ?; T' t) O6 b6 I& yNumber of Part Labels: 04 h w m. S9 [0 w" a+ B
9 _2 o8 a I8 C
5 ~* q/ h! v. S7 q7 L; P
Checking for value differences between non-null symbol properties and PartsDB properties,: {/ h; H) k+ m8 A$ W8 v
but only for those properties checked off in the Property Definition Editor
, D- c6 m+ [" S2 N6 ^# m* t
! \4 N; J0 h2 g! A1 B+ H* q# ]3 jChecking the validity of the packaging of prepackaged schematic1 p6 I# C! T4 ]: i; k' K4 M" p
symbols. Only the first error in symbols having the same
7 h+ \' D$ Q) q5 P& dReference Designator will be reported.
- B+ v; `8 H+ N+ W1 q; O+ w" w X% ~
ERROR: There is no Part Number: CON_EDG_64 in the Parts
7 l9 @; c: j6 s2 A7 A# _/ `7 D4 IDataBase for symbols with Part Name: CON_EDG_64 and Part Label: (null).
3 A! R k; v$ O k: _[Please add the Part Number to the PDB either directly$ W& `3 t- H* C( |! ^# w5 D6 F& Q
or by having the project file point to a PDB that contains it.]% G+ i% H1 h, y
The relevant symbols are:! q( o9 s: B& m! i' r7 x
5 c% Q2 U% m8 O, F8 d
Block Deme_Root_1, Page 1, Symbol $1I41 ' n5 p! t s+ m
& Q9 T' f9 q. V% T# S3 c8 K2 C! m8 QERROR: There is no Part Number: FCT16245 in the Parts
2 z6 R& d/ f: V9 ^7 j; s. fDataBase for symbols with Part Name: FCT16245 and Part Label: FCT16245.
$ b# s) t. ?4 K- {) |0 R[Please add the Part Number to the PDB either directly: C# K" N6 A* L" J8 {
or by having the project file point to a PDB that contains it.]
, v) p5 z$ D' _! A3 J: Q+ [The relevant symbols are:
5 D' e, x5 F. U. |8 j( |
5 x" O X1 S0 S+ U9 n; W) C Block Deme_Root_1, Page 1, Symbol $1I1277 ; o0 _1 I- q7 \6 e& J
Block Deme_Root_1, Page 1, Symbol $1I1424 ]( J3 g0 U C$ S
Block Deme_Root_1, Page 1, Symbol $1I1395 2 ?! D! i" ?% z
Block Deme_Root_1, Page 1, Symbol $1I1366 , A. r: q+ S. f
Block Deme_Root_1, Page 1, Symbol $1I1337 7 o" A, F" {% g9 d& f: F" n4 L# ~
Block Deme_Root_1, Page 1, Symbol $1I1308 |
|