|
|
2#
楼主 |
发表于 2013-10-29 17:11
|
只看该作者
3 R h9 H8 j: \! L3 M; |
DATE: 10-25-2013 HOTFIX VERSION: 018
! \ o/ v9 ?* R: G, D$ X===================================================================================================================================+ ]4 c! S# l8 J# V9 @6 {& b/ q3 {
CCRID PRODUCT PRODUCTLEVEL2 TITLE& }7 y% }' `- v% R( }; K9 x8 A
===================================================================================================================================5 Z; o, ^& S3 |" U4 G& {' C
1118303 CONCEPT_HDL CONSTRAINT_MGR can not prdefinedefault units in HDL
; i: E9 ~, ]# T4 ], ^! n& j0 P1174901 ALLEGRO_EDITOR GRAPHICS Spurious odd lines are shown in shapesand text that are not part of the design with opengl
# h) X* g" f/ G! \- E$ P# T1176990 CONCEPT_HDL OTHER DEHDL BOM tooldoesn縯 see similar names./ x* s6 |7 G3 @# B& o* Q
1179665 GRE CORE Plan TopologicalCrashes after around 8 hours of routing.
4 A' V$ j& V: s1188193 CONCEPT_HDL CHECKPLUS CheckPlus notrecognizing PIN as a base object.. f1 X6 F6 c. r/ B
1189100 SCM OTHER Replace part inSCM using ADW as library fails/ k" G/ L+ g2 s, a Z& Z2 R; |. w
1189507 SCM SCHGEN ERROR(SPCOCN-2009): Package error after second schgen run with Preservemode.
- P Q+ I6 K! H# `7 K. p# a4 |/ p! D& E1192391 CONSTRAINT_MGR CONCEPT_HDL Restore from definition deletes localobjects in other blocks
: g& u& b+ B3 e$ `* K4 U6 G( d1194597 FSP OTHER Pin definitionproblem& Q( h, r& x: f y6 ` G
1195202 SIP_LAYOUT LEFDEF_IF Cannot add .leffiles in IC Library Manager. Getting warning message WARNING(SPMHLD-52)8 z5 E+ e ^1 w: E6 \" `/ J% q
1195309 GRE CORE GRE crashingduring Plan Spatial.
7 C# h& u* l$ J4 J( k; {# p1 o; D1197262 ALLEGRO_EDITOR MANUFACT Angular Dimension created in symbol isplaced w.r.t. board origin and angle is blank% _5 p7 I- N# y6 w7 g5 R0 k
1198521 CONCEPT_HDL OTHER Cadence DEHDLissue - Note for Hotfix_SPB16.60.016_wint_1of1
) L$ d$ t8 Q) l; N' F5 O1199219 ALLEGRO_EDITOR INTERFACES Question on STEP Model export which usesPLACE_BOUND layer for any symbols that do not have STEP model mapped
$ ?+ z. k& a% B0 R) C1199235 ALLEGRO_EDITOR SCHEM_FTB capture's behavior is redundant whilecreating pcb editor netlist
/ b* d5 ]( ?: K8 r1199323 GRE IFP_INTERACTIVE Crash whenimporting logic$ H K, ?( Y% a2 J! }
1199368 SIP_LAYOUT DIE_EDITOR Refresh of dieabstract in die editor with this design takes over two hours* ^0 S% u3 O3 N9 A l7 f) Z4 a
1199760 ALLEGRO_EDITOR DATABASE Allegr won't display Soldermask Toplayer |
|
[复制链接]
/1 
发表于 2013-10-29 17:10
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
发表于 2013-10-29 22:30
