|
EDA365欢迎您!
您需要 登录 才可以下载或查看,没有帐号?注册
x
INI File Location:C:\Users\q8941\AppData\Roaming\SPB_Data\cdssetup\OrCAD_Capture/17.2.0/Capture.ini9 _/ k" i; `1 T! M- N- W
- K: L2 y5 b9 A
3 l# b' d X8 ]9 Q# m0 j, R! l9 @
********************************************************************************
- C" M% ?6 U9 ]6 x; `*
7 Z1 @7 B4 j ] L; ^! B* Design Rules Check
1 N* L0 r: s% ]$ E1 t*
$ h% s1 s' T; Q0 l********************************************************************************
) f8 G: l1 n1 h, b9 f6 `- lINFO(ORCAP-32002): Netlisting the design3 t2 q7 I) O' d. _$ j0 K# ^
INFO(ORCAP-32004): Design Name:
* ~* |6 A+ F) VG:\W601-TOOL-R1.0.DSN
3 e5 F& T. j+ s7 g! BNetlist Directory:' g( S0 L5 k" v- }, E) b V% f3 K; I
G:\allegro
# T# V! S1 a4 K' ZConfiguration File:
. |# Q' |4 Z* B. EC:\Cadence\SPB_17.2\tools/capture/allegro.cfg
* m0 }) H3 B' I: H* H: o# o' X% i1 }6 w' ?4 D
Spawning... "C:\Cadence\SPB_17.2\tools\bin\pstswp.exe" -pst -d "G:\W601-TOOL-R1.0.DSN" -n "G:\allegro" -c "C:\Cadence\SPB_17.2\tools/capture/allegro.cfg" -v 3 -l 31 -s "" -j "PCB Footprint" -hpath "HPathForCollision"
/ v' s3 a! {2 z% H+ m#1 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV13-C10_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV13-C10_10U".& Q7 v! p9 u9 k8 d& ?
#2 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV14-C11_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV14-C11_10U".
% b+ I* H u9 N3 J# m" L' `* A4 |#3 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV15-C13_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV15-C13_10U".
! m- v- M( g# R* v7 j+ T#4 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV16-C15_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV16-C15_10U".) {8 x% @( K! V) i# d
#5 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV17-C16_10UF/10V" is renamed to "CAP NP_5_RES-0805-REV17-C16_10U".5 a; \8 g! n9 g, t; m- h8 z
#6 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV11-C7_4.7UF/25V" is renamed to "CAP NP_5_RES-0805-REV11-C7_4.7U".
- q( z9 k. q, P, E' \#7 WARNING(ORCAP-36006): Part Name "CAP NP_5_RES-0805-REV12-C8_4.7UF/25V" is renamed to "CAP NP_5_RES-0805-REV12-C8_4.7U".2 ]/ f l6 x2 C6 U- b5 r
#8 WARNING(ORCAP-36006): Part Name "LED_12_LED-3MM-D1_3Φ-LED" is renamed to "LED_12_LED-3MM-D1_3X-LED".
: [) t8 m# }" x7 k; F#9 WARNING(ORCAP-36006): Part Name "LED_49_LED-ODN
9 f; B) X! {- H4 N9 Z# L% x15112001NRG01-LCM1_ODN15112001NRG01" is renamed to "LED_49_LED-ODN15112001NRG01-LCM".
7 ^$ O/ |: [; L#10 WARNING(ORCAP-36006): Part Name "LED_49_LED-ODN15112001NRG01-LCM2_ODN15112001NRG01" is renamed to "LED_49_LED-ODN15112001NRG01-L_1".
& |# J3 A8 ?3 W4 J2 u#11 WARNING(ORCAP-36006): Part Name "LT1005/TO220_5_TRA-TO252-132-U2_AIC1735-50PE" is renamed to "LT1005/TO220_5_TRA-TO252-132-U2".
4 v1 G" N( T9 \, @5 O#12 WARNING(ORCAP-36006): Part Name "LT1005/TO220_6_TRA-SOT23-123-U3_AIC1734-33" is renamed to "LT1005/TO220_6_TRA-SOT23-123-U3".- _$ R! P4 B' p6 U% E3 r# b# @# m
INFO(ORCAP-36080): Scanning netlist files ...4 J6 W2 a0 a6 l# L, }
7 W& A& G3 [# ]% I. l4 E E0 I5 cLoading... G:\allegro/pstchip.dat! j- E5 w* N+ q& k% j- I
* q2 e5 R& U7 e7 z* g; dLoading... G:\allegro/pstchip.dat
Y6 O, ?0 x5 \" _- g( e6 J* t7 r$ D1 J+ \6 r4 V3 K6 |
Loading... G:\allegro/pstxprt.dat
+ A2 e0 x- U# o, [$ E
8 Q$ [( U: O. h7 JLoading... G:\allegro/pstxnet.dat
7 \ h0 i1 E- s6 P% P0 Qpackaging the design view...
& d4 T0 y3 U$ `
( @% Q2 C/ ^1 b0 F0 T- Z' C4 h% VExiting... "C:\Cadence\SPB_17.2\tools\bin\pstswp.exe" -pst -d "G:\W601-TOOL-R1.0.DSN" -n "G:\allegro" -c "C:\Cadence\SPB_17.2\tools/capture/allegro.cfg" -v 3 -l 31 -s "" -j "PCB Footprint" -hpath "HPathForCollision"
7 [* k& E; @; vINFO(ORCAP-32005): *** Done ***: E2 p- T( o7 J
********************************************************************************+ B# ^( x5 [6 [% W5 ?6 f
*. a( \5 |3 Y U+ F
* Updating Allegro PCB Editor Board , z( D) I1 ~" T5 d! D
*0 l) v4 b9 G- d, b/ G9 F9 o2 [2 p9 Y
********************************************************************************( j* H3 x. ]. y0 S& e4 }6 H2 M
INFO(ORCAP-32040): Updating Allegro PCB Editor Board
! Z& `+ @4 R: u+ u; e0 W+ G5 v5 ^$ g. g9 r
1 \) f+ f9 {( E
Spawning... netrev.exe -y 1 -n -i "G:\allegro" "G:\allegro\W601-TOOL-R1.brd" "G:\allegro\W601-TOOL-R1.brd"
9 L4 b8 L8 n; Z: jReading File : G:/allegro/pstchip.dat ' Y& d* T( ?# A: Q+ K6 r: ^
(00:00:00.04)
$ R1 Z" l9 X' j) p5 tReading File : G:/allegro/pstxprt.dat 3 a& J: h8 z# u3 E4 I, b
(00:00:00.00)* Y: n$ L& J3 p5 L. r6 B+ z
Reading File : G:/allegro/pstxnet.dat : \" G& v2 _. k& ~5 v
(00:00:00.00)/ o, X4 m% [* b3 c7 U$ T+ X
Starting to process component instances
0 S8 n" [2 l4 @2 p
) L$ J" G/ V$ ?- P. ~/ q! g7 Mnetrev run on Oct 28 11:16:14 2016! A' U2 ]5 q9 w9 q
DESIGN NAME : 'W601-TOOL-R1'; ?) }9 ]& k5 X) p$ G# a
PACKAGING ON Mar 2 2016 00:37:24
9 l6 Z) H" N1 T: V! _6 H! f
3 @4 d; e$ @: s) G! A4 d# u$ p) \; e. ]
2 errors detected/ @1 e& k7 y9 q( e
No oversight detected
0 }) N1 N' J" a' x' t6 y No warning detected* S2 b4 H; |, y8 h( V
3 T1 Q' `7 j1 D& h% @cpu time 0:00:18
$ c6 L2 B- P+ u2 ~elapsed time 0:00:00; j! ^6 G! Q" H" [
8 |6 [; h! D u- h
% D/ m7 ^# Q( o7 Y% vExiting... netrev.exe -y 1 -n -i "G:\allegro" "G:\allegro\W601-TOOL-R1.brd" "G:\allegro\W601-TOOL-R1.brd"
0 x4 X8 ~: v% [" }' V. h(---------------------------------------------------------------------)5 z! C7 Y# C6 x% z
( )
6 ` U# B% n) U; U( Allegro Netrev Import Logic )
5 x2 G' g' G1 S" X5 j& P6 V( n( )
9 V) Q, o& U. [8 K! @( Drawing : W601-TOOL-R1.brd )
. r4 H8 k+ u/ R3 `# s& c/ b, P- D( Software Version : 17.2S001 )
( `1 N1 T* r2 z! e' P9 B( Date/Time : Fri Oct 28 11:16:14 2016 )# t% Y" Z! I B3 Q4 U* ?
( )( e& }3 n9 m- E( A/ v: i- v' W1 W
(---------------------------------------------------------------------)" Y6 i1 }/ c8 ]" v! w2 t' B
Y3 I2 {: |, }; z
$ B0 y1 q! p( r: w6 s------ Directives ------------
$ S. v; k' {1 A7 K+ t# Y; l- P* ?2 p
Ripup etch: No3 X1 o( v( G' }: l+ w4 ^
Ripup delete first segment: No4 ?8 E5 |. Z S7 r/ l+ r8 I! I
Ripup retain bondwire: No: @$ `* J- A# H2 ^% N5 f5 Q
Ripup symbols: Always; t( [) D4 Q' ^' p! S
Missing symbol has error: No
7 O( M) [0 o. ^# A! D7 J" L! ^DRC update: Yes, W; \$ K" [, j4 t% J2 i! }
Schematic directory: 'G:\allegro'
+ S9 s* z8 |" m) P, \# A' [1 m7 E5 gDesign Directory: 'G:/allegro'- f$ z" t8 p+ ^4 z3 V9 A$ T, J
Old design name: 'G:/allegro/W601-TOOL-R1.brd', N7 h. m- G1 [* r/ j
New design name: 'G:/allegro/W601-TOOL-R1.brd'
. w! ?- c% l* E V, I# M6 @5 u. ^2 }
CmdLine: netrev.exe -y 1 -n -i G:\allegro G:\allegro\W601-TOOL-R1.brd G:\allegro\W601-TOOL-R1.brd1 v" |9 ~. l! r; v6 Y- p- Y' {
) r9 \0 m9 i8 j8 b8 t8 F' Z9 m$ X7 Z------ Preparing to read pst files ------
! |3 Y; J2 P. `0 s0 q M! M
+ M! H$ q/ d* dStarting to read G:/allegro/pstchip.dat ; q( f' ~( v8 v/ ^$ D# U
Finished reading G:/allegro/pstchip.dat (00:00:00.04)
+ a; m! |% ]4 p1 B& xStarting to read G:/allegro/pstxprt.dat 8 Y9 Z: k" _# {7 \1 K, S: y
Finished reading G:/allegro/pstxprt.dat (00:00:00.00)
2 @7 w8 K+ ?5 w. c1 [2 {( mStarting to read G:/allegro/pstxnet.dat
/ H8 b9 s# k8 @) q: `' n- u4 } Finished reading G:/allegro/pstxnet.dat (00:00:00.00)* v6 r& [3 [1 a
- @( q* v) H. ?! ^
------ Oversights/Warnings/Errors ------7 Q1 b9 G6 g, f6 R
: `" s. l) Y' p; u- }5 O. G7 q Y* V1 n
#1 ERROR(SPMHNI-176): Device library error detected.
% r1 z, H0 p2 n. V- P- b9 }, c) `* a* v- ^: f1 w
ERROR(SPMHNI-190): Device problem 'LED_12_LED-3MM-D1_3X-LED'. Package property error: 'VALUE'='3Φ-LED'. Illegal character(s) present in the name or value..
3 j/ Z( r/ E& C) k; g
' @8 p- q, g! {2 I+ IERROR(SPMHNI-170): Device 'LED_12_LED-3MM-D1_3X-LED' has library errors. Unable to transfer to Allegro.
: h: A8 X, s5 C+ A
3 N8 _; R' O( k2 \$ h------ Library Paths ------4 r2 U0 L* y E, w" I
MODULEPATH = .
4 V& f' Y) Y, k( V% y C:/Cadence/SPB_17.2/share/local/pcb/modules
% C$ b2 q/ b6 D1 j/ a; ?) L$ I! s6 K2 w# q$ ]- s
PSMPATH = .
8 u4 J5 ~% w" e' f! I$ K. N symbols
6 V6 U; `- u- y/ Y; ` .. / x. ~% U; m. @1 w
../symbols
7 w3 Q. D, X8 U% H C:/Cadence/SPB_17.2/share/local/pcb/symbols
/ y7 \* v; @ W5 H4 H" d C:/Cadence/SPB_17.2/share/pcb/pcb_lib/symbols 4 A! f" e8 i1 d c
C:/Cadence/SPB_17.2/share/pcb/allegrolib/symbols $ ^5 ^5 u7 o z" N; y* |* ]
- ?- G3 G: G$ L& B* m( z
PADPATH = . + }, N0 F# R* t
symbols * T- E1 Y R( }) W
..
; I# ^7 S0 F/ E0 R4 Y% L ../symbols
5 X5 x* z4 P1 @ M9 g C:/Cadence/SPB_17.2/share/local/pcb/padstacks
2 E% M+ i2 U' ? O' `% O7 B! B C:/Cadence/SPB_17.2/share/pcb/pcb_lib/symbols & |/ P1 k1 ^7 Y& V F9 x; Z
C:/Cadence/SPB_17.2/share/pcb/allegrolib/symbols . H+ P( e" K6 d( r9 J
4 {* i5 O6 J) ^0 ?; }& z
# p# v# R! Q( @+ Z5 U# b( t; @
------ Summary Statistics ------
9 |/ K7 w# B" i- ]6 O. `% `5 L# x+ o% s ~+ A/ J
, x( W; _6 w; X6 w#2 Run stopped because errors were detected
4 T( K' p7 D' Q; G' c$ u" r. C n* Z
netrev run on Oct 28 11:16:14 2016
) L; F; Y0 g6 A J: Z4 K DESIGN NAME : 'W601-TOOL-R1'' K- O& H2 w0 w: b) t: A/ L
PACKAGING ON Mar 2 2016 00:37:243 u2 I$ Y) |! U" j0 i7 B# k
% \# X" j: k$ ]& C' U
COMPILE 'logic'
7 c6 g- n" ]* Q/ H# E4 z1 x CHECK_PIN_NAMES OFF
, A0 k$ ?3 A: c2 e! X* J! \) i CROSS_REFERENCE OFF
% e: ^# p$ @0 b( h" T FEEDBACK OFF
9 J$ s5 U- S# O5 o( y4 z' p; x( ~% D7 ? INCREMENTAL OFF- s, ~! ~6 W2 r4 ^) d1 u: e" F6 B2 k
INTERFACE_TYPE PHYSICAL
8 N z! e! w7 o5 Q; @$ _$ _ MAX_ERRORS 500. B: w3 Q6 T8 K7 r
MERGE_MINIMUM 5
5 k3 w, n) n" r5 Z NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
' D2 j# M2 ]* p& l! n% ` NET_NAME_LENGTH 248 t* O1 z( j* o( c# x# O: Q/ a
OVERSIGHTS ON% r1 w8 G; c" v7 C
REPLACE_CHECK OFF
* y- q# G1 v! G0 a0 L, k SINGLE_NODE_NETS ON
, L7 ^$ f# x3 _- p% ~3 ]0 P SPLIT_MINIMUM 0: t2 v% v7 W% g2 R
SUPPRESS 20
! d! Y5 L6 Q: F) G4 R8 W7 T) y( r WARNINGS ON
% u0 h8 D( L% L
- E/ S M3 e/ O0 S% U$ U* y 2 errors detected
+ _9 R6 X$ t; [$ \ No oversight detected+ I" b. \8 B1 \
No warning detected
7 n$ s) I$ b+ {( f- ~' F8 w8 r1 B# V) L1 u6 w( M3 f& S; X
cpu time 0:00:18( r! h8 P) P" g. h
elapsed time 0:00:00
: i5 N( s5 N/ a1 l A; a4 \5 r- w+ @ V& H# p8 y3 \7 V4 J( B
INFO(ORCAP-32005): *** Done ***
5 I2 D. ]. x7 l. T( [, U8 f# u3 c
& A% ~ [6 M7 |' } n2 _
|
|