|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 pzt648485640 于 2015-10-18 11:10 编辑
; H& O* s) L4 E
! P+ y; Q/ D3 J5 N由于17.0作为过度版；固未做太多更新；应坛友需求所发' ?! `- [. f( P: K
DATE: 09-04-2015 HOTFIX VERSION: 006
! j8 _2 k9 m% Q===================================================================================================================================9 u+ C0 `% _" U, e b
CCRID PRODUCT PRODUCTLEVEL2 TITLE7 Z3 ?; G) @# q$ ^( \3 d
===================================================================================================================================
9 C3 H: L8 a- g# ^% d2 `) t1458272 SIP_LAYOUT ASSY_RULE_CHECK File size increases by factor 4 after ADRC check on a specific customer design: P0 V9 ?$ a% V3 s
1460178 ALLEGRO_EDITOR INTERFACE_DESIGN PCB Editor crashes on deleting vias or nets
8 o$ q+ V- i9 A1461387 SIP_LAYOUT SKILL axlDBRefreshID(nil) removes ID from assigned variable
$ l) B+ M' I& D h& r& @1461625 SIP_LAYOUT ASSY_RULE_CHECK Core polygon routines are not creating proper polygons; ADRCs reported: "acute angle", "exposed metal to exposed metal"
- P" S. W4 J8 b$ ], ^+ z/ O2 w1464771 SIG_INTEGRITY OTHER Application crashes when extracting Diff Pair topology from Constraint Manager
9 k) h& _! E% Q/ h4 v# `7 m7 T, f D8 D; `/ F5 U- K! W
http://pan.baidu.com/s/1gdhBNzl
1 c" Q, F; H- F" C7 }. \. F# x, s% W
直连SPB17.0
& {+ ]2 \8 z4 D! O' e; {* S: Y. c1 j e0 {7 K% X4 q K
/ _4 x2 O0 S+ m! E+ B% v$ }; w
6 }0 ^( ~# Z. k: M' a' A6 B9 m |
|
/1 
发表于 2015-10-18 11:07
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
' X$ w; D9 m9 v' _3 L
，果然来了
! o6 w( ]# _6 C; d' w' G( `
