|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
DATE: 10-10-2014 HOTFIX VERSION: 037
1 Y* C7 g2 E2 }' s3 a3 h5 @===================================================================================================================================
" P* x# f% S7 \: q$ {; X6 _CCRID PRODUCT PRODUCTLEVEL2 TITLE
2 n0 S5 u5 I5 s) |5 `===================================================================================================================================
7 e: l; r3 q' Q8 G9 i0 ~* A, x1314031 CONCEPT_HDL CORE GenView should automatically refresh the page where the block symbol has been instantiated
) T7 b& V& i# g3 A. T; l, {, z1 @1318575 SIG_EXPLORER SIMULATION Display Parasitic on Wirebond (selecting the second one) crashes APD
& |- y; ]3 f; J! A& z& [. n1319258 ALLEGRO_EDITOR INTERFACES Enhance IPC-2581 so that the rotation of pad shapes is defined at the LandPattern definition and Pin elements levels
' r9 `( g% {; j: {( i+ I1320054 ALLEGRO_EDITOR INTERFACES IPC2581 Import Stackup& H$ U! Y7 w$ I* \! J) s; |
1320467 CONCEPT_HDL CORE Incorrect directives in cds.cpm for nconcepthdl (cont.)& b5 H4 ?) t ~- k9 ]5 r9 ?; z
1320878 ALLEGRO_EDITOR EDIT_ETCH Allegro crash when using scribble* _9 `9 z9 q4 H. A$ m' m/ Y
1321319 ALLEGRO_EDITOR INTERFACES Step Export has wrong size
7 q: ?/ s, [9 L/ J' M6 _1322394 CONCEPT_HDL OTHER Packager runs without errors even when the DEHDL schematic pages are corrupt.
: k! w+ Y) [2 a. U7 q8 e" \1323892 CONCEPT_HDL CORE The SI_MODEL_PATH should not write to $HOME/pcbenv/env! F* z( z9 @' t$ ~7 L3 ^+ j& L' [
1324438 SIP_LAYOUT EXPORT_DATA SiP Layout - netlist spreadsheet, Error on exporting a spreadsheet on design file9 [, Y1 _8 J9 w8 A
1324533 F2B PACKAGERXL Export Physical fails - pxl.exe has stopped working
/ T3 I9 Y( {5 A+ S. B4 \0 K& n |) a* W/ W
暂时不提供文件下载 |
|
[复制链接]
/1 
发表于 2014-10-11 14:22
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
：
楼主
) A" N9 m- ^9 \4 @+ E' P: k3 I