|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
& M1 @/ @: o1 ^/ |: XSPB16.60.033, Version: SPB:Hotfix:16.60.033~wint
/ y& m. _ {# k% Z3 U6 \, l6 B# q8 l还没时间下！
* ~3 T" b, a( A& y. R
3 h- e0 r5 d; o5 b$ ]
0 S$ r- w7 m. T0 G5 {' \7 G$ |7 MDATE: 08-7-2014 HOTFIX VERSION: 033
2 S4 w3 d! n' Y' x7 H2 i: a" o===================================================================================================================================' @9 O; U# m# x+ j' {' e
CCRID PRODUCT PRODUCTLEVEL2 TITLE% c; U0 I# |) E, J' W/ ^. ~
===================================================================================================================================; O& ~" S; ?, d
1265152 CONSTRAINT_MGR OTHER In CM, for a new worksheet, the Actuals are not seen for Class-Class Objects.% U; N- L7 R! P5 [4 E( r
1269155 CONSTRAINT_MGR INTERACTIV Constraint manager does not evaluate the formulas if the min value is more than the max value
/ ^$ X) f6 K6 ?/ q: O1279589 APD NC Duplicated Drills
3 N: {# G# @/ C0 I' z( U1280288 CONSTRAINT_MGR OTHER The option "rename existing refdes" is hidden while doing File>import>logic
; t+ q& j2 U4 q- L! S, \1285122 CONSTRAINT_MGR UI_FORMS Analysis Settings does not appear in constraint Manager Sigrity SI
3 v6 N# D- n* H8 n; ^. Y9 R' l1291054 CONCEPT_HDL ARCHIVER archiver fails to create the cds.lib & cpm files when the -views switch is used in the command line: b, B* L$ q6 R* W2 V. {
1291186 SIP_LAYOUT DXF_IF Export DXF is incorrectly exporting the top layer pins when they aren?t specified in the output.
2 g* `# F3 @: T7 C1 a) {, k1292595 CONSTRAINT_MGR SCHEM_FTB Revision number reset in dcf when running Import Physical
+ s. R E/ p7 a0 |! d1293346 ALLEGRO_EDITOR GRAPHICS smd symbols with Step model not correctly shown in 3D Viewer8 q# e; X0 B# K% S; r- u; K' o: ]
1293579 ADW PCBCACHE ERROR(SPCOCD-553): Connectivity Server Error: Failed to load component cell 'ti_template.ets600_pogp_143p:sym_1'
/ d8 J8 b3 ]' r, M" n1293733 SIG_EXPLORER EXTRACTTOP SigXP extraction: Bad memory usage in logicalop Head! message is output on Linux
5 s" S6 m4 w( w5 Z1 {" y1293911 ALLEGRO_EDITOR EDIT_ETCH Using AiPT on this design causes an unrelated via to be deleted Z) i+ P* C; \( r, j
1296433 CONCEPT_HDL CORE DEHDL crashes when saving hierarchy, [: Q, d/ C9 H4 I
1296735 ALLEGRO_EDITOR NC Customer want to know why we change the description in SPB166, it causes CAM350 can`t import drill file.. u- C- w' t8 |- x' c9 N
1296743 APD DEGASSING Degassing creates wrong voids for second and subsequent shapes when multiple shapes are selected! r' P' }$ J5 x/ y X! c4 d
1296803 ALLEGRO_EDITOR OTHER Can no longer access some drawing subclasses in 16.6
7 b- C; a2 F1 Q) b- U2 h E1298421 ADW LRM Artesyn: LRM cannot update the part.. T2 y0 e" A6 o, `( m
1299871 APD WIREBOND The axlSetAllProfilesVisible return all "nill"! o8 U$ C$ x$ A0 e6 ^
1300186 ALLEGRO_EDITOR DATABASE Deleted NetGroups in DEHDL appear in the Allegro PCB CM% q) ^9 t- S* |4 a7 u" r; S
1300961 CONSTRAINT_MGR CONCEPT_HDL cmdfeedback.exe crashes during import physical
6 t% M8 k4 R& ]) s/ W1301180 ALLEGRO_EDITOR GRAPHICS 3D Viewer for SMD footprint shows top pads on bottom layer and place bound wrongly |
|
/1 
发表于 2014-8-20 18:22
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
