|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
1 v/ u0 @8 I# H1 @SPB16.60.033, Version: SPB:Hotfix:16.60.033~wint - c& \3 U4 u) z/ o% q9 [
还没时间下！
- L* P5 e; L0 H7 L2 l2 y
( y$ e2 P. k7 W8 S' }% f8 R* @) y! r" M3 a, o7 `
DATE: 08-7-2014 HOTFIX VERSION: 033. |; K! T6 O) H# _' u5 W, K* P& ]
===================================================================================================================================, Q8 n! B; a2 U/ _7 X1 D3 V
CCRID PRODUCT PRODUCTLEVEL2 TITLE$ D; |. P* X+ H$ R6 ]3 f) V0 E
===================================================================================================================================
8 l! q' d9 G0 l# P4 K2 O* b1265152 CONSTRAINT_MGR OTHER In CM, for a new worksheet, the Actuals are not seen for Class-Class Objects.( T# e3 c0 [# {& S
1269155 CONSTRAINT_MGR INTERACTIV Constraint manager does not evaluate the formulas if the min value is more than the max value
- n x, ]7 y1 @- G6 ^# |1279589 APD NC Duplicated Drills
8 q* D- g1 q/ `: ]$ H1280288 CONSTRAINT_MGR OTHER The option "rename existing refdes" is hidden while doing File>import>logic6 R4 f: G) q3 P/ D4 j' \
1285122 CONSTRAINT_MGR UI_FORMS Analysis Settings does not appear in constraint Manager Sigrity SI: v6 `' j7 {3 Y: O/ D5 a+ i0 J
1291054 CONCEPT_HDL ARCHIVER archiver fails to create the cds.lib & cpm files when the -views switch is used in the command line
9 `9 D. z) i0 c, K! @% j( T1291186 SIP_LAYOUT DXF_IF Export DXF is incorrectly exporting the top layer pins when they aren?t specified in the output.
! q5 y% { {6 c2 _/ \1292595 CONSTRAINT_MGR SCHEM_FTB Revision number reset in dcf when running Import Physical
) v& D7 w/ l8 \* t2 C1293346 ALLEGRO_EDITOR GRAPHICS smd symbols with Step model not correctly shown in 3D Viewer$ G4 Y U+ Y. @' ^3 u
1293579 ADW PCBCACHE ERROR(SPCOCD-553): Connectivity Server Error: Failed to load component cell 'ti_template.ets600_pogp_143p:sym_1'
; x) w0 J, D( D S9 Y; ~: m8 }6 m1 ^. e1293733 SIG_EXPLORER EXTRACTTOP SigXP extraction: Bad memory usage in logicalop Head! message is output on Linux
3 G# H3 Z; x7 x$ W1293911 ALLEGRO_EDITOR EDIT_ETCH Using AiPT on this design causes an unrelated via to be deleted" G. d* @+ t2 x n7 h
1296433 CONCEPT_HDL CORE DEHDL crashes when saving hierarchy1 d3 c0 B! U" S: D% ?8 p
1296735 ALLEGRO_EDITOR NC Customer want to know why we change the description in SPB166, it causes CAM350 can`t import drill file.
' w( M0 }! v, Z% H5 r& r1296743 APD DEGASSING Degassing creates wrong voids for second and subsequent shapes when multiple shapes are selected& |" {$ N- t3 }8 J9 z2 }
1296803 ALLEGRO_EDITOR OTHER Can no longer access some drawing subclasses in 16.6
0 a0 y. b0 K7 N1298421 ADW LRM Artesyn: LRM cannot update the part./ }; ]* ]9 ^) u" k& U- `
1299871 APD WIREBOND The axlSetAllProfilesVisible return all "nill"
! v, u! Y- Y4 y8 l9 h! R2 t$ C0 Q1300186 ALLEGRO_EDITOR DATABASE Deleted NetGroups in DEHDL appear in the Allegro PCB CM
6 C3 e( e. j5 o1300961 CONSTRAINT_MGR CONCEPT_HDL cmdfeedback.exe crashes during import physical1 l6 \4 c5 L- Z8 Q4 n( C
1301180 ALLEGRO_EDITOR GRAPHICS 3D Viewer for SMD footprint shows top pads on bottom layer and place bound wrongly |
|
/1 
发表于 2014-8-20 18:22
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
