|
|
2#
楼主 |
发表于 2013-10-29 17:11
|
只看该作者
' {' v5 r( M, Z6 p. u
DATE: 10-25-2013 HOTFIX VERSION: 018
& z# _/ U- S4 n, e3 ^. R8 |3 \===================================================================================================================================
$ @, [+ M: [" I* \3 HCCRID PRODUCT PRODUCTLEVEL2 TITLE- K: j2 Z" r* ?
===================================================================================================================================0 A& i. P' a' P8 f5 Z+ Z
1118303 CONCEPT_HDL CONSTRAINT_MGR can not prdefinedefault units in HDL
* Y5 _9 D8 L" e% C0 T# f1174901 ALLEGRO_EDITOR GRAPHICS Spurious odd lines are shown in shapesand text that are not part of the design with opengl0 h( z" n. e/ A* {; V6 x5 \
1176990 CONCEPT_HDL OTHER DEHDL BOM tooldoesn縯 see similar names.
5 [9 \* ? M( D, Y1179665 GRE CORE Plan TopologicalCrashes after around 8 hours of routing.' W3 c% @: B7 m( O! s
1188193 CONCEPT_HDL CHECKPLUS CheckPlus notrecognizing PIN as a base object.
- G$ N8 F- ^9 |5 h3 M$ e4 _9 H0 K1189100 SCM OTHER Replace part inSCM using ADW as library fails
4 w4 D, j3 d+ F3 T1189507 SCM SCHGEN ERROR(SPCOCN-2009): Package error after second schgen run with Preservemode.
3 v$ |! B$ P8 G' p# \( s# M1 {1192391 CONSTRAINT_MGR CONCEPT_HDL Restore from definition deletes localobjects in other blocks
" m+ P* W f4 x+ j8 i+ q1194597 FSP OTHER Pin definitionproblem8 L2 m2 W$ u5 b5 D8 {2 j- |
1195202 SIP_LAYOUT LEFDEF_IF Cannot add .leffiles in IC Library Manager. Getting warning message WARNING(SPMHLD-52)' ]7 S% e2 r! y" Y
1195309 GRE CORE GRE crashingduring Plan Spatial.
: S+ A( S$ e8 J$ _) b0 O1197262 ALLEGRO_EDITOR MANUFACT Angular Dimension created in symbol isplaced w.r.t. board origin and angle is blank
* M9 M' T+ W+ o. f* F% D1 k" `1198521 CONCEPT_HDL OTHER Cadence DEHDLissue - Note for Hotfix_SPB16.60.016_wint_1of1& y; W" |7 M- y. ]+ Q q, V9 ? v4 S
1199219 ALLEGRO_EDITOR INTERFACES Question on STEP Model export which usesPLACE_BOUND layer for any symbols that do not have STEP model mapped
( y3 x4 g. W4 r1 N) p" G1199235 ALLEGRO_EDITOR SCHEM_FTB capture's behavior is redundant whilecreating pcb editor netlist
8 S. W% w7 b7 t' `, V1199323 GRE IFP_INTERACTIVE Crash whenimporting logic1 `0 R0 Z" Z/ R% I
1199368 SIP_LAYOUT DIE_EDITOR Refresh of dieabstract in die editor with this design takes over two hours
! f; s v1 M0 p5 Q! z4 t1 V1199760 ALLEGRO_EDITOR DATABASE Allegr won't display Soldermask Toplayer |
|
[复制链接]
/1 
发表于 2013-10-29 17:10
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
发表于 2013-10-29 22:30
