|
EDA365欢迎您!
您需要 登录 才可以下载或查看,没有帐号?注册
x
5 {2 {! T8 F& j0 x% i- Y/ TSPB16.60.033, Version: SPB:Hotfix:16.60.033~wint 9 X! F4 S, k$ J) C4 ]2 _" @) ?- j
还没时间下!
! {+ f2 C. ]/ z( f: d2 i; h E9 P+ U1 Z {$ e0 d B1 v
E) o3 r l0 o3 `DATE: 08-7-2014 HOTFIX VERSION: 033
1 G# N9 D$ a) h5 @- {' ~===================================================================================================================================: V% \ r% E/ r( A
CCRID PRODUCT PRODUCTLEVEL2 TITLE/ U' Y( h+ A0 [0 @
===================================================================================================================================
Z8 Z2 ?/ i* C5 `0 k% o' Q1265152 CONSTRAINT_MGR OTHER In CM, for a new worksheet, the Actuals are not seen for Class-Class Objects.& i/ O6 Z9 t9 [4 t# S
1269155 CONSTRAINT_MGR INTERACTIV Constraint manager does not evaluate the formulas if the min value is more than the max value& Y( r, I% t+ d% s. R$ Z
1279589 APD NC Duplicated Drills# H( ?0 _; V9 e& o) X, K
1280288 CONSTRAINT_MGR OTHER The option "rename existing refdes" is hidden while doing File>import>logic
6 k$ _% `, k" A8 P1285122 CONSTRAINT_MGR UI_FORMS Analysis Settings does not appear in constraint Manager Sigrity SI8 e- p, `5 v, a0 v- G4 N/ t
1291054 CONCEPT_HDL ARCHIVER archiver fails to create the cds.lib & cpm files when the -views switch is used in the command line
/ q0 N$ f% b* P1291186 SIP_LAYOUT DXF_IF Export DXF is incorrectly exporting the top layer pins when they aren?t specified in the output.
# { e. L5 ? N; g) R1 R- ^1292595 CONSTRAINT_MGR SCHEM_FTB Revision number reset in dcf when running Import Physical: V; {& E8 q/ m
1293346 ALLEGRO_EDITOR GRAPHICS smd symbols with Step model not correctly shown in 3D Viewer
* \$ Z; E# c: K3 g1293579 ADW PCBCACHE ERROR(SPCOCD-553): Connectivity Server Error: Failed to load component cell 'ti_template.ets600_pogp_143p:sym_1'
. i6 L0 M! K7 H4 B1293733 SIG_EXPLORER EXTRACTTOP SigXP extraction: Bad memory usage in logicalop Head! message is output on Linux& [+ b2 Q0 F* R# d2 [) a$ z1 i
1293911 ALLEGRO_EDITOR EDIT_ETCH Using AiPT on this design causes an unrelated via to be deleted% \" v$ H. j8 v, Y& _# x9 C
1296433 CONCEPT_HDL CORE DEHDL crashes when saving hierarchy
: p! p9 p+ C/ M8 c( R; b1296735 ALLEGRO_EDITOR NC Customer want to know why we change the description in SPB166, it causes CAM350 can`t import drill file.3 b8 j8 n% ^; Y$ S# ^0 C& `
1296743 APD DEGASSING Degassing creates wrong voids for second and subsequent shapes when multiple shapes are selected9 G6 F: {1 P% ]0 h
1296803 ALLEGRO_EDITOR OTHER Can no longer access some drawing subclasses in 16.60 S4 f$ V# m: ]7 l6 N' [& B
1298421 ADW LRM Artesyn: LRM cannot update the part.5 Y% E7 O( R- \; i6 y/ p: K, m
1299871 APD WIREBOND The axlSetAllProfilesVisible return all "nill"
9 A0 ~$ y' | t) r/ f m1300186 ALLEGRO_EDITOR DATABASE Deleted NetGroups in DEHDL appear in the Allegro PCB CM
) V: q, x+ U4 \( u1300961 CONSTRAINT_MGR CONCEPT_HDL cmdfeedback.exe crashes during import physical3 z- ^( X5 a9 o6 r9 o
1301180 ALLEGRO_EDITOR GRAPHICS 3D Viewer for SMD footprint shows top pads on bottom layer and place bound wrongly |
|