|
|
2#
楼主 |
发表于 2013-10-29 17:11
|
只看该作者
+ s" ~6 O' \( u' T. I
DATE: 10-25-2013 HOTFIX VERSION: 018; o8 I' Q( U/ n0 G1 H8 U! Y
===================================================================================================================================
' j! @; Y' B; |# l2 CCCRID PRODUCT PRODUCTLEVEL2 TITLE( }. H, m' j5 ]* k* i# E) D
===================================================================================================================================
2 {- R6 w2 M! n' w0 n" x; v% W d$ q7 {1118303 CONCEPT_HDL CONSTRAINT_MGR can not prdefinedefault units in HDL
, o% M! j4 [9 K9 i* V1174901 ALLEGRO_EDITOR GRAPHICS Spurious odd lines are shown in shapesand text that are not part of the design with opengl
( {+ o2 x, G+ ?' `1176990 CONCEPT_HDL OTHER DEHDL BOM tooldoesn縯 see similar names.. N6 q+ N2 {+ p
1179665 GRE CORE Plan TopologicalCrashes after around 8 hours of routing.. M' i( `# _! L2 s
1188193 CONCEPT_HDL CHECKPLUS CheckPlus notrecognizing PIN as a base object.# T: f+ u' @% C( a
1189100 SCM OTHER Replace part inSCM using ADW as library fails
" F! m' Z; A* F# l* R1189507 SCM SCHGEN ERROR(SPCOCN-2009): Package error after second schgen run with Preservemode.! W r8 }/ D8 j3 s9 \
1192391 CONSTRAINT_MGR CONCEPT_HDL Restore from definition deletes localobjects in other blocks
+ t5 s" Y* y% G @6 V1194597 FSP OTHER Pin definitionproblem
% ^7 ` J% X& q' I0 m1195202 SIP_LAYOUT LEFDEF_IF Cannot add .leffiles in IC Library Manager. Getting warning message WARNING(SPMHLD-52)
: b h0 J2 a; U% A& L8 |2 m1195309 GRE CORE GRE crashingduring Plan Spatial.
! ^ U" u2 m; s4 S9 H/ _) X1197262 ALLEGRO_EDITOR MANUFACT Angular Dimension created in symbol isplaced w.r.t. board origin and angle is blank" A" N* w; j9 C! D% Y
1198521 CONCEPT_HDL OTHER Cadence DEHDLissue - Note for Hotfix_SPB16.60.016_wint_1of1
: O3 n3 z/ Y) O4 h4 I& ^8 ~1199219 ALLEGRO_EDITOR INTERFACES Question on STEP Model export which usesPLACE_BOUND layer for any symbols that do not have STEP model mapped& @, i! k- a5 B
1199235 ALLEGRO_EDITOR SCHEM_FTB capture's behavior is redundant whilecreating pcb editor netlist3 P- H, @1 p! ?3 }1 b3 @0 V% r
1199323 GRE IFP_INTERACTIVE Crash whenimporting logic4 n& i- h5 ~$ b3 J2 x
1199368 SIP_LAYOUT DIE_EDITOR Refresh of dieabstract in die editor with this design takes over two hours+ }# I. k" B" V7 u+ p9 C% z
1199760 ALLEGRO_EDITOR DATABASE Allegr won't display Soldermask Toplayer |
|
[复制链接]
/1 
发表于 2013-10-29 17:10
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
发表于 2013-10-29 22:30
