|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
Cadence 站点 上的消息。。。。
7 ]8 b( y: A& m/ A" p3 l# [/ l2 w2 s$ n& N
New Allegro 16.5 Technology # |6 C: ?( H" ]8 T+ P! X- B
On May 23, 2011 Cadence will release the 16.5 version of its Allegro PCB and IC packaging technology, providing customers with new capabilities for a shorter, predictable, and convergent path to product creation. The latest Allegro technology will be available through flexible on-demand product configurations that offer cost-efficiency and scalability. Allegro 16.5 spans silicon, SoC, and system-level development and offers PCB designers benefits such as: - Higher functional density with a constraint-driven flow for embedded components
- Fewer physical prototype iterations with concurrent team desig
- Faster timing closure with new PCB interconnect design planning technology
- n authoring
- More efficient low-power design with integrated power delivery network analysis
- A compliant and faster implementation path with package/board-aware SoC IP
- Smoother collaboration among global teams with new SiP distributed co-design
- Flexibility through “base plus options” configurations2 a' U* ]' e# k5 U, d. l; k
! {/ V8 t F: [& I/ n0 H9 R
|
|
/1 
发表于 2011-4-30 18:50
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主