|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
+ M8 U1 u- R5 o/ `# _* d* _& wSPB16.60.033, Version: SPB:Hotfix:16.60.033~wint
7 k0 g5 j9 t1 E, c. a# R! Z还没时间下！/ l9 ]5 J1 w$ d* J8 A9 c4 K
, n" ~6 V, p$ u3 v% q: F3 O
* Q6 x' O, W$ \6 K" `' nDATE: 08-7-2014 HOTFIX VERSION: 033
0 f% w1 M2 i, z7 U' Z# X9 r" L===================================================================================================================================1 x) Z" `, B6 t) q( v6 l6 @
CCRID PRODUCT PRODUCTLEVEL2 TITLE
% {( e9 e* y; f; M5 G7 L5 O5 R===================================================================================================================================/ X3 Y- J/ N8 C3 T0 e J8 s
1265152 CONSTRAINT_MGR OTHER In CM, for a new worksheet, the Actuals are not seen for Class-Class Objects.% I) b. V" O+ L. C/ a2 [, f- R
1269155 CONSTRAINT_MGR INTERACTIV Constraint manager does not evaluate the formulas if the min value is more than the max value
: f0 E% m) H8 R7 T1 h$ B3 x- o1279589 APD NC Duplicated Drills
3 ]4 h, s5 Q2 F( R1280288 CONSTRAINT_MGR OTHER The option "rename existing refdes" is hidden while doing File>import>logic
' W. M9 z ~1 ~, a k- y1285122 CONSTRAINT_MGR UI_FORMS Analysis Settings does not appear in constraint Manager Sigrity SI
/ P: v `; l# C8 O1291054 CONCEPT_HDL ARCHIVER archiver fails to create the cds.lib & cpm files when the -views switch is used in the command line
) n, M& _& R& b, [! K1291186 SIP_LAYOUT DXF_IF Export DXF is incorrectly exporting the top layer pins when they aren?t specified in the output.
' {& z+ o# {8 G' V: g1292595 CONSTRAINT_MGR SCHEM_FTB Revision number reset in dcf when running Import Physical! V/ M* q0 I/ A. [6 `9 Z6 t: ]
1293346 ALLEGRO_EDITOR GRAPHICS smd symbols with Step model not correctly shown in 3D Viewer2 [) |" V" l; `* f
1293579 ADW PCBCACHE ERROR(SPCOCD-553): Connectivity Server Error: Failed to load component cell 'ti_template.ets600_pogp_143p:sym_1' M( ~* c& t# Z, O
1293733 SIG_EXPLORER EXTRACTTOP SigXP extraction: Bad memory usage in logicalop Head! message is output on Linux
; E- m" |' i3 G7 Z( @- X1293911 ALLEGRO_EDITOR EDIT_ETCH Using AiPT on this design causes an unrelated via to be deleted8 a2 g5 q E/ t9 n( k
1296433 CONCEPT_HDL CORE DEHDL crashes when saving hierarchy
, \# d; r {; U' J. y1296735 ALLEGRO_EDITOR NC Customer want to know why we change the description in SPB166, it causes CAM350 can`t import drill file.% W$ B4 g& J' ^2 y% ?
1296743 APD DEGASSING Degassing creates wrong voids for second and subsequent shapes when multiple shapes are selected4 b) M) v+ i3 x) [
1296803 ALLEGRO_EDITOR OTHER Can no longer access some drawing subclasses in 16.62 P6 f. l! A- t. M3 I
1298421 ADW LRM Artesyn: LRM cannot update the part.
) x+ q7 D7 U* S3 ?+ c1299871 APD WIREBOND The axlSetAllProfilesVisible return all "nill"
' H9 F7 C. e( H# Y- e1300186 ALLEGRO_EDITOR DATABASE Deleted NetGroups in DEHDL appear in the Allegro PCB CM
5 l( f& z4 N& D& A; u1300961 CONSTRAINT_MGR CONCEPT_HDL cmdfeedback.exe crashes during import physical2 N: |! y; O9 A! Y
1301180 ALLEGRO_EDITOR GRAPHICS 3D Viewer for SMD footprint shows top pads on bottom layer and place bound wrongly |
|
/1 
发表于 2014-8-20 18:22
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
