|
Cadence Design Systems, Inc. netrev 16.0 Fri Apr 29 11:35:19 2011
9 d8 q: r2 @0 n(C) Copyright 2002 Cadence Design Systems, Inc., s, C# [2 T$ u- [" ?! p
------ Directives ------
# p, U0 p7 A& t4 }9 h0 g# v" _5 YRIPUP_ETCH FALSE;
) Q: L. c) U8 U- i7 W. }5 C, w1 kRIPUP_SYMBOLS ALWAYS;
# L6 j& B7 v( F! G: ?9 ?Missing symbol has error FALSE;
, d' W' f6 V3 M( YSCHEMATIC_DIRECTORY 'Z:/project/907/A1';' l$ c0 c- {) g8 M8 V2 |2 |9 S7 X
BOARD_DIRECTORY '';8 g1 Z4 l" B5 u9 [+ G( D
OLD_BOARD_NAME '907.brd';
6 z# H4 Z8 e/ oNEW_BOARD_NAME '907.brd';
K$ R/ f( @( F) R- p! ~CmdLine: netrev -$ -i Z:/project/907/A1' -y 1 -z Z:/project/907/A1' /#Taaaaaa02688.tmp
' d7 a9 W$ l/ z% J------ Preparing to read pst files ------
" _: o5 k7 t/ y8 E c! \
; k- W& y Q, P( b" `, u#1 ERROR(24) File not found8 ^! _. f L' c& m) u. J7 D
Packager files not found
% U3 q3 ]$ A" s. [3 z+ @2 V \/ |$ A#2 ERROR(102) Run stopped because errors were detected' |3 J8 f8 ]: X! \, X
netrev run on Apr 29 11:35:19 2011- k% O1 _/ L( j) W
COMPILE 'logic'
- P! V$ ]/ C3 ?$ A( x% E5 f CHECK_PIN_NAMES OFF
) u: y* z- m7 y+ s$ O! L' ~ CROSS_REFERENCE OFF, d7 E4 i- D; r
FEEDBACK OFF
: ?- f5 H7 C! s8 o1 ~4 Q$ G1 B INCREMENTAL OFF
3 y. F2 Y7 o" T: U3 P INTERFACE_TYPE PHYSICAL6 ^! w, n3 K" j2 j
MAX_ERRORS 500: v8 Y& m0 s: B" n
MERGE_MINIMUM 5, Y3 G* R0 ?2 C$ v0 u
NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|', S8 W- g/ ~( V# T; M) m
NET_NAME_LENGTH 24; B5 w, }: L5 T6 f7 w: i
OVERSIGHTS ON
# G1 y- M4 A$ K/ z REPLACE_CHECK OFF
; X: e7 A) q" v% s SINGLE_NODE_NETS ON
. Q& O! X: }2 d0 \, z SPLIT_MINIMUM 0
% X7 k, d' l. ]! [5 A7 D SUPPRESS 206 r d; U5 Y; @8 n4 `
WARNINGS ON/ E+ y; H; q5 S
2 errors detected, S+ @7 |& r H6 l+ e+ X6 t
No oversight detected
( x2 z5 a7 N) ?7 ANo warning detected( c" X# @+ U: D( J0 i+ z
cpu time 0:00:290 g; k' \. T1 _1 \
elapsed time 0:00:00
% [7 i! Q o" L" V! g* S$ }& g. \* z+ X# f7 Z
你好,上面是我将网表导入allegro时出错,情形和楼主的一样,到现在还没找到原因,希望楼主指点一下,谢谢!
: H( V# P( x. o! ~; ]8 J7 i封装是我自己做的,PAD和PSM路径也都设置好了,就是网表无法导入allegro. |
|