|
本帖最后由 超級狗 于 2013-5-29 15:35 编辑
2 r* o$ }/ D! S6 A& G: f2 C1 l
7 R- `0 ^" j, Q3 R) Y信者恆信,不信者恆不信。
% d; P: b, _6 X: k1 S5 p. R6 W& i; V( G8 d( A
其實,這個問題兩年前有人問過我,輾轉問過很多人也都沒有答案,當時上網找到一些討論回覆。: Q4 I& a w T7 w
/ t9 D- u" a1 F$ `- {1 l) L# B& WThe reasons not to connect pins to power or ground directly:
; S8 R! C9 B/ p# e$ z1 G- A short to ground is likely to occur. It exceeds rated source/sink capability (or the combined source/sink capability of the chip).
- The cost of the resister is minimal to beginning projects. I have found that the last minute design change or feature addition is the rule rather than the exception. I ALWAYS allocate space to bring out every pin used or not. Getting inexperienced people in the habit of placing that resistor makes them better prepared for the reality of EE life. Experienced production personnel can weight the pros and cons and most likely already have decided what to do. A large value resistor, even left in place, will not prevent the pin from being used if the production boards need a feature added by hand later.
- Stops gate voltages rising faster than any internal supply rails for any devices that can latch-up and so prevent an occasional failure due to bond wires melting. Latch-up is a danger in chips that have parasitic thyristors as an artifact of the manufacturing process. Most modern chips do not have this problem but its best to be safe.
- Reduce ESD spikes, brownouts, lightning crashes, screwy things related to general susceptibility, etc...) u! Y. S# z# t) [& B. U; C) J6 N; p
6 V; }% ?8 e3 l2 s2 s3 @( u! F7 p8 I" {7 x
+ S# `6 Z" t, d+ W; E「討論板」顧名思義就是,大家能藉由討論提昇自己的技術層次。別人講的不一定是對,但我們能透過相互的討論,學習到更新的知識,更正以前錯誤的觀念......。
9 Z! S# [( i( R5 h
3 p0 X+ G- q' q" Z$ O3 \我之所以說「可能」是因為,自己也知道有些人不會認同這些答案。但對於沒有更好答案之前,個人是願意去參考這些解釋。0 W$ q9 C) S$ j# w( f2 l
+ r% \& K5 f( C, @- r- c& A; _6 j並不是工作上所有的問題,都能得到合理的解答。但憑藉反覆的辯論及思考,也許有一天我們能得到一個滿意的結論。
# ^* e- j: S; ^1 k
/ A/ c7 p6 L' K2 R+ j這也不是每一個從事科學或技術領域的人,一生所追求的目標嗎?
8 X- W9 |& s$ N- H' M6 ^* b
4 Y R" L2 M% ?& B{:soso_e102:} |
|