|
EDA365欢迎您!
您需要 登录 才可以下载或查看,没有帐号?注册
x
(---------------------------------------------------------------------)6 T8 v& {, q8 R; g
( ). T5 I" a! y' q) q& u
( Allegro Netrev Import Logic )' x0 i* N( ?. T! C+ ^/ q) M
( )
( O. b% u6 a* {9 m- `( |( Drawing : 112.brd )
4 H! R) b: M k) r" t$ U: ]. K3 N( Software Version : 16.3S026 )
% }3 l; b0 B; u8 L: o; q+ w( Date/Time : Sat Sep 26 22:31:00 2009 )& V3 w) h! r" P2 D/ D
( )
1 [4 m' R* v _. o(---------------------------------------------------------------------)
( m. E m D7 d" C
1 a( @+ D2 T! z
; s# n+ z: R. f9 P6 A& g' L------ Directives ------
3 y9 M( m$ v B2 T* n+ s7 b6 V- d$ G8 h
RIPUP_ETCH FALSE;! y1 ]1 x' r* P2 \: `, L
RIPUP_SYMBOLS ALWAYS;2 w% r7 V B$ O _" J; A; ]9 M
Missing symbol has error FALSE;
% N! a }7 b& ]$ z. n5 k( @; PSCHEMATIC_DIRECTORY 'F:/cundang/allegro';5 @( X4 T% R* g& p2 q- v: n
BOARD_DIRECTORY '';8 B) {; q: A$ h+ ?2 ], {2 u
OLD_BOARD_NAME '112.brd';( v2 ]- E6 d9 s* P. x
NEW_BOARD_NAME '112.brd';$ ~7 r5 k" s9 b
% X/ ~5 T; o: J& @ n# e# PCmdLine: netrev -$ -i F:/cundang/allegro -y 1 F:/cundang/#Taaaaaa03952.tmp/ g; L( l4 H( P- |# M. P
5 }1 o+ R* x: L1 \/ E" u------ Preparing to read pst files ------ G/ f: J% D4 C5 W# f
- d$ d5 Q" v/ d
Starting to read F:/cundang/allegro/pstchip.dat
" U1 B. N; P2 ?' _9 p Finished reading F:/cundang/allegro/pstchip.dat (00:00:00.10)* ?! R+ B& d% l3 o
Starting to read F:/cundang/allegro/pstxprt.dat ; ?* s, Q' J6 |$ [- N# ?+ G* X
Finished reading F:/cundang/allegro/pstxprt.dat (00:00:00.00)$ c1 {4 s8 \' v4 m3 Y( t, E
Starting to read F:/cundang/allegro/pstxnet.dat 4 Y+ H% B/ h0 `' A( u* M( }
Finished reading F:/cundang/allegro/pstxnet.dat (00:00:00.00)4 P' O B/ F! S- V) ?! S, ~
/ Q; |. g% `, T9 x+ l! m* d------ Oversights/Warnings/Errors ------/ N; O5 W3 |5 j5 W. ?
# k5 D7 N( A6 |. Z) X& _* ~ R& V$ E+ I4 x; p: I
#1 WARNING(SPMHNI-192): Device/Symbol check warning detected.
. J$ _8 B0 M! A& X# F6 l- ~* A# q# r8 Y/ D5 B& j
WARNING(SPMHNI-194): Symbol 'CAPPR150-400X500' for device 'CAP_CAPPR150-400X500_470UF' not found in PSMPATH or must be "dbdoctor"ed.$ V0 w0 x1 o5 n1 A9 Z3 c* {: b# y
0 f3 F2 Y& ^6 j6 c3 q# L$ [
#2 WARNING(SPMHNI-192): Device/Symbol check warning detected.- E0 ^6 c8 R9 V+ Y) m: w# b& K
! ~1 u D. O( D7 G; Z+ r: _. O$ J
WARNING(SPMHNI-194): Symbol '254-2P' for device 'B2S_2_254-2P_B2S' not found in PSMPATH or must be "dbdoctor"ed.) \2 W, P2 c" U1 v4 K
! `6 f2 o( y$ V' B
#3 WARNING(SPMHNI-192): Device/Symbol check warning detected.
( I3 b$ a2 z$ S4 }5 z) M. w
n3 R7 L$ n# O5 uWARNING(SPMHNI-194): Symbol 'RES650-320X170' for device 'R_RES650-320X170_10K' not found in PSMPATH or must be "dbdoctor"ed.* ~/ M& e5 b7 {+ W( }9 W9 X0 M J
: \/ e. w* e; K- P- N- x) }#4 WARNING(SPMHNI-192): Device/Symbol check warning detected.1 Q- v, k+ X7 V' j: B( w* X
' w4 T1 w, p5 Y- I& [
WARNING(SPMHNI-194): Symbol 'DIP8' for device 'LM358_2_DIP8_LM358' not found in PSMPATH or must be "dbdoctor"ed.+ L3 z' S1 ]; x) N* T
" z! y7 E9 Q4 U- n Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.1 c7 {7 q* e- _% T+ R6 F* G; ?; F
+ d3 o, g8 b) ]0 W) V M- A0 O% L#5 WARNING(SPMHNI-192): Device/Symbol check warning detected.
* M# m9 |8 ^7 P3 e/ T+ L% O, F% I3 L+ x% j, W5 t/ b% Z% \8 m
WARNING(SPMHNI-194): Symbol 'DIP8' for device 'LM358_1_DIP8_LM358' not found in PSMPATH or must be "dbdoctor"ed.
: e/ v" U* Q I3 i
+ Z6 h- m4 u* Y( H: H Alternatively, the JEDEC_TYPE is not defined for the device in the pstchip.dat.0 x3 H [$ W/ k) |" q. n* }
$ N& K/ l c/ l) f1 l% ~
------ Library Paths ------% u$ @. ~$ i" {' M& c& W! ]
MODULEPATH = .
q6 r# F0 f% ?( P& M! n% M6 a, q/ [ C:/Cadence/SPB_16.3/share/local/pcb/modules " w% I! B" f" M y
6 L, j1 D. {" B
PSMPATH = . & w a$ L4 N5 X% p* B0 |+ D
symbols 6 B" |" ?( P* ]& p! _& k/ N
..
2 n* A- r" Y0 ?! l1 z! ~1 c ../symbols - |) B! q- t. l7 J
C:/Cadence/SPB_16.3/share/local/pcb/symbols
" T, B9 h. L8 f1 K' R; s+ ] C:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols
+ u; g+ r4 z/ m) g) y s C:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols N* K9 D. k- z3 @
D:\SPB_DATA\ALLEGRO LIB\ 6 U2 O6 I6 b v; e, Q- ~
. K4 h {4 j( x7 cPADPATH = .
. G9 g" ? r- Q" V0 s7 B4 p symbols ! V, n1 |& u' j2 {
.. - ]$ A9 ^ T: ^; Y4 u* m
../symbols * C; C+ x# y- H( U$ v y# u* q9 G
C:/Cadence/SPB_16.3/share/local/pcb/padstacks
% H6 f8 f2 a$ B9 B } C:/Cadence/SPB_16.3/share/pcb/pcb_lib/symbols " j( j7 x- S: t/ A! Y( o- n4 v
C:/Cadence/SPB_16.3/share/pcb/allegrolib/symbols
) M* w" z) E- _, \& `- f D:\SPB_Data\allegro lib\
2 ^. {1 N6 N1 R' k8 [: ~' l4 p" m6 j3 `- ]' A
+ j3 O4 j* ]) o+ W9 a" ?0 Y------ Summary Statistics ------; `% B' K5 K8 a3 d
$ U5 c2 |1 a! j6 w- R" _/ v! g
z& j5 a4 v9 rnetrev run on Sep 26 22:31:00 2009% b ?! S2 K0 \; E. g
DESIGN NAME : '123'7 H7 P R) N0 E2 U
PACKAGING ON Jan 3 2011 16:39:285 j) o+ T! D) e% r
7 v) h. L5 p7 G! f3 d+ t% h5 R
COMPILE 'logic'
3 D2 `3 A( x. L) J8 w CHECK_PIN_NAMES OFF7 W8 f5 L" g* e! l
CROSS_REFERENCE OFF
( x* j* B3 \/ \ E+ D FEEDBACK OFF
- V9 G' y7 I {+ w( ? INCREMENTAL OFF
) g, C# r1 H4 j# A V. V [' b! B# u INTERFACE_TYPE PHYSICAL
. |9 W- ]' E c MAX_ERRORS 5003 y8 x2 k1 \* O$ ?
MERGE_MINIMUM 5, ]! U( O7 O2 X& T( i; t* C
NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
$ F4 S6 u9 i1 u9 f+ O' i NET_NAME_LENGTH 24
6 P3 Z: ^ }% y5 c4 S! `( b, } OVERSIGHTS ON4 Y& O3 h- P. _: d H! \ D
REPLACE_CHECK OFF9 t3 i& _3 ?- r* X" J" [7 U
SINGLE_NODE_NETS ON* k h- \; [$ I. I& }7 Q
SPLIT_MINIMUM 0
1 a# n4 m ?2 Q2 @( e: W SUPPRESS 20
~2 }2 q" z! Q) N% L WARNINGS ON
" ^$ s' g8 y! U7 m5 I( K# p. S9 p2 a8 G+ M3 ?
No error detected" J5 H1 N$ b' d- [1 I
No oversight detected
h0 t* T7 ^; L/ P N 5 warnings detected
6 j5 W. P; O, O( n) n1 M3 l/ @# Y3 Y8 i# X* |, L
cpu time 0:01:00; {5 A2 z1 F0 D5 M0 M) f0 H9 ?9 j
elapsed time 0:00:00
+ N' E* F1 T# K& S7 T |
|