|
|
1 C1 a5 a+ l, j6 T' P
打下最新补丁试试；有些问题主要来源是破解问题造成的；Cadence软件来回效验好几次
$ k+ Z) q, q% g. C: p9 ADATE: 06-5-2015 HOTFIX VERSION: 003
6 c' U$ v1 E+ B2 R% h9 g7 f===================================================================================================================================
' [' P& \/ q% a7 [CCRID PRODUCT PRODUCTLEVEL2 TITLE
$ L6 _; M! N" c2 k===================================================================================================================================- }* Y- }$ m5 X" a, c/ @+ [# p
295747 ALLEGRO_EDITOR PLACEMENT Place manual form takes a long time to open
% N" Z* W9 \5 m9 n9 q832170 SIG_INTEGRITY SIMULATION IBIS buffer results with two TV curves do not correlate with HyperLnx or MATLAB results
9 d: X% S5 F c0 r( G6 U926138 SIG_INTEGRITY SIMULATION IBIS buffer results with two TV curves do not correlate with HyperLnx or MATLAB results
, Y: `+ K, |% h0 W# W1306988 SIG_INTEGRITY SIMULATION Support needed for the multiple VI and VT waveforms for the buffer with TLSIM5 h9 ^9 Y- {! ^: V
1376591 ALLEGRO_EDITOR COLOR Dehighlight command with "Dehighlight All" option does not remove the color marker swatches from Constraint Manager2 F+ f8 E5 l/ Y/ r0 {: d
1379188 CONSTRAINT_MGR INTERACTIV PCB Editor crashes when opening the min/max delay worksheets in Constraint Manager
) p8 ~' v( K: q" l3 P( R1397823 ALLEGRO_EDITOR MANUFACT Pass property for shapes defined as Fillets in IPC 2581 output
3 M, X0 ?. Y& n7 g* E1404858 CONSTRAINT_MGR OTHER ERROR: Can't import electrical constraint data (pstcmdb.dat)& u% \8 r( y9 q: d) T' t8 ~
1405333 CONCEPT_HDL CORE The Edit - Search - Option command (Find) does not work in LINUX( `* X% J- P7 K0 P2 D9 |% q1 c( x# ?, T
1406666 CONSTRAINT_MGR SCHEM_FTB Add blacklist and whitelist support to diff3 reports* J+ C" u6 c9 f$ X% o3 v
1406780 CONSTRAINT_MGR OTHER Deleting cline segments when Constraint Manager is open on net properties bundle crashes PCB Editor, p+ t# e6 H& n4 L8 o: m2 n
1411637 SCM SCHGEN Incorrect Ref Des in the flattened schematic generated by exporting from System Connectivity Manager& M3 M- ]# u# f2 r
1415205 CONSTRAINT_MGR OTHER Constraint Manager only stores the last resolved analysis when formulas are entered4 e7 {) l( f4 j- d. G, G
1416059 ALLEGRO_EDITOR PLOTTING Some of the pins are not visible in the PDF generated by Allegro PDF Publisher0 [, J$ c/ y5 I2 F4 t
1418484 SIG_INTEGRITY SIMULATION Estimated Xtalk and Simulated Xtalk results do not match in 16.6 ISR044
" N# V) U; }' J( H: l/ g0 |# [$ Y1419041 ALLEGRO_EDITOR DATABASE DBDoctor removes tapers and displays ERROR(SPMHUT-17) and WARNING(SPMHDB-391) messages2 k! w! V) `! A+ @/ i
1419995 SIG_INTEGRITY OTHER Model assignment auto setup does not use refdes when determining what type of model to create' x$ O1 X7 {& o; b) b1 U
1420551 CONCEPT_HDL CHECKPLUS Rules Checker (Checkplus) crashes when a part is missing from the library
5 y( L( E/ T0 x+ C% k1 K% H1420580 CONSTRAINT_MGR INTERACTIV Constraint Manager crashes when displaying the Relative Propagation Delay worksheet8 m* p7 F ?; ?; a9 G1 H$ G
1420623 CONCEPT_HDL CREFER creferhdl fails with message std::bad_alloc on Windows and Linux; l' N3 h3 j. [/ W* ~
1421769 ALLEGRO_EDITOR MANUFACT NC Drill legend behavior changed from S040 to S048
! c$ I' j1 T/ m0 _1422153 CONSTRAINT_MGR OTHER The display in cmDiffUtility is corrupted after a Match Group is removed
4 U0 q6 B: m, H' @# i* z1422993 SIP_LAYOUT DIE_STACK_EDITOR Diestack Editor graphics depicts die stack incorrectly. The complete stack isn't shown
& Q5 w% b- d" a! {" |1423988 ASI_SI GUI DesignLink system configuration file is not set automatically on SI-Base
, v' ~0 C3 J! w9 n9 `+ }1 o( \( u |
|
/1 
发表于 2015-6-22 08:26
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
楼主
