EDA365欢迎您!
您需要 登录 才可以下载或查看,没有帐号?注册
x
PCB Designer's SI GUIDETable of Content
; O! a$ l$ o5 |" H: jBasics of SI___________________________________________________________________5
$ e+ l# Z A' `4 B1.1 When Speed is important? _____________________________________________5
( ?' ^% @# H& B* m7 |" ?# h W+ x1.1.1 Acceptable Voltage and timing values ________________________________5
) y `6 J. t b. I$ T/ n+ s& D* f* A1.2 Signal Integrity ______________________________________________________5
# M0 L6 i' Y" h( p2 h8 i% M1.2.1 Waveform Voltage Accuracy _______________________________________5
& [9 {+ b. L1 c% I9 S w1.2.2 Timing_________________________________________________________5 7 i: E3 t& { S6 m. C; X
1.3 Speed of currently used logic families ____________________________________5 # Z5 a, P7 F% z: B, W/ k
1.3.1 Transition Electrical Length (TEL) __________________________________6 1 [1 g9 E& P- y5 _8 g) R
1.3.2 Critical length ___________________________________________________6 * \1 y7 d- n& z4 ]; v# F$ F* m
1.3.3 What is Transmission Line? ________________________________________6
" i# s* ~: h" o" f; w1.3.4 What is moving in a Transmission line?_______________________________6
, Y) I1 Y0 ?$ k6 M& ^6 q1.3.5 Power Plane Definition____________________________________________6 1 j0 Y+ l) t. }- i/ o$ U) h& e
1.3.6 The concept of Ground ____________________________________________7
" \, C& g3 h& J; s! r+ n H1.4 STRIPLINE circuit with Electromagnetic field _____________________________7 9 `' E) e8 S5 ]. I$ @( g, W2 y
1.5 RLC Transmission Line Model _________________________________________8 , }2 `: R' h; a+ T0 L0 p7 I
1.5.1 What is Impedance? ______________________________________________8
5 B; M7 }' I+ e0 s, `1.5.2 A Practical impedance equation for microstrip _________________________8 $ B" e `( U2 N. N
1.5.3 What is relative dielectric constant Er? _______________________________9
- S0 M# b) t9 J& h2 |# |" X0 U
$ w' u6 i7 }7 ]6 f x
, W* _8 [# _ {( I; ?
6 @4 b) m- Z- o, r7 s# N6 G- B2 Interconnections for High Speed Digital Circuits _______________________________10 # q$ k% M) y& H+ S' M
2.1.1 Summary______________________________________________________10
; J8 F, I0 Y' q% r2.2 Examples of dynamic interfacing problems _______________________________10 / z- n0 \, ~9 t" ~, N
2.3 IC Technology and Signal Integrity _____________________________________12 ! ]3 F- T+ Y0 _4 ^! f# D
2.4 Speed and distance __________________________________________________14
' @1 w9 `- \: J/ t6 u6 u2.5 Digital signals: Static interfacing _______________________________________15 * K# K' B v1 ]. f, B
2.6 Digital signals: Dynamic interfacing ____________________________________16 ' o: u$ J( v' Y |* r0 v! p% \( i. V
2.7 Review questions ___________________________________________________18 - L$ i+ |* u! Q! h. C) V
5 g- B: R9 q. }8 I! j1 q$ [& t7 L' x
/ i: O. }* r2 h, `5 ~- m: A& _/ C7 h+ H$ K; M
3 Interconnection Models____________________________________________________20
6 n, j8 u5 v$ G! s0 c3.1 Summary__________________________________________________________20 ) l+ \; r- r/ b u) J/ u
3.2 Reference model for interconnection analysis _____________________________20
7 z& ?* M/ U; a! C. B7 z5 F2 ~4 X4 E( l3.3 Receiver model_____________________________________________________21
& L; p, N8 a: Q( ]3.4 RC interconnection model ____________________________________________23 ' w3 V. g4 Y% S: l. x
3.5 Parameters of the interconnection ______________________________________25
6 |9 E$ p. u( J6 d6 ~6 r3.6 Refined models _____________________________________________________26
+ U5 i. k+ @3 p8 N7 _3.7 Review question ____________________________________________________28 0 k. S; }" N9 O/ n
! G; F6 c; a/ N! t6 I
- Z" A% Z4 b8 ?5 i' J4 D2 k' }
# t5 T" u% D+ E- s7 x! }, w4 Transmission Line Models _________________________________________________31 ) f# J* R: l; Y0 k9 N
4.1 Summary__________________________________________________________31
1 `; n' q7 J7 W6 K: Q4.2 Transmission line models _____________________________________________31 ! k' b7 N8 \0 A& m, k
4.3 Loss-less transmission lines ___________________________________________32
( `2 \6 H9 o: E$ ]4 H% P$ P$ C4.4 Critical Length _____________________________________________________34
Y f0 @ h4 w$ z g2 e2 X* }4 w4.5 Reference transmission line model______________________________________35
/ ]: }. p( \+ L$ f7 c! p4.6 Line driving _______________________________________________________36
4 v- [' m8 T d) A4.7 Propagation and reflected waves _______________________________________37
7 y* E F$ Y5 K1 K; d7 o4.8 A sample system____________________________________________________39
5 m8 d, k+ c* u6 C |, t! A4.9 Review questions ___________________________________________________42
0 U( E/ @4 u! R ~- a; n4 ?) @2 wPCB Designer’s SI Guide Page 2 Venkata
4 |8 s- V7 u; c1 i6 l7 a- ]# x3 h- D" h& y/ K a6 m
: J7 k. c7 o, n2 D2 l( P& s
+ `, g. I1 H8 V+ b' k, r5 Analysis techniques _______________________________________________________45
+ X8 e y) r" Y1 ]6 v( g5.1 Summary__________________________________________________________45 + c0 ?# v. h9 W. n
5.2 Transmission time and skew___________________________________________45
; P9 a0 ^1 F4 B/ f5.3 Effects of termination resistance _______________________________________46 ' D" m0 d1 T% a1 {& y! d
5.4 Lattice diagram _____________________________________________________48 ! {1 s, r4 {4 p! X7 c1 ^! i
5.5 Examples of Real Lines ______________________________________________49
9 h! E& x" w, A5 M8 E5.6 Simulation code ____________________________________________________51 3 n5 E' b$ l6 G# {$ c
5.7 Examples of results__________________________________________________54
R8 K0 k2 Z5 M0 N9 L/ S5.8 Review questions ___________________________________________________55 , o' D6 ~' ~$ J7 h' y' t5 n2 W
% d# I; t4 l% V
2 p2 R* A/ ?, ]1 Q
2 l% @; C: z) H6 Design guide for interconnection ____________________________________________57
3 N- m/ |/ t( R% Y. r& l9 Y$ ~6.1 Summary__________________________________________________________57
! X; x9 @/ g& h) J9 k, R. G; ?# d6.2 Incident wave switching ______________________________________________57
2 \% I, b/ N/ P6.3 Effects of capacitive loading __________________________________________58
2 h L3 l5 G9 }( j$ \6.4 Termination circuits _________________________________________________59
$ S6 v/ Q& f* j+ j$ H6.4.1 Passive termination______________________________________________60 3 D2 d$ _6 P; l4 @7 f5 b
6.4.2 Low power termination___________________________________________61 : M4 E! o+ J# T) z
6.4.3 Active low power termination circuit. _______________________________61
/ u5 @- T. S$ o6.5 Driving point-to-point lines ___________________________________________62 - @ a" N) d/ o& \7 H: M
6.6 Driving bused lines __________________________________________________64 " D- n; _. {/ n5 T
6.7 Design guidelines ___________________________________________________67 0 a9 ], E% n) p0 z- K) ?
6.8 Review questions ___________________________________________________67 |