|
EDA365欢迎您!
您需要 登录 才可以下载或查看,没有帐号?注册
x
ALTERA原厂16层PCB,有原理图 pdf+dsn 精品
4 e; L |5 g, ]' e8 n. n* k( @# n( W+ V$ t" i! b
感觉好的,给小弟加个分吧。谢谢。也让小弟有继续发好PCB的热情啊。
2 e7 {5 p; ?" l$ ]- A! E6 g% h* b( g, c
不好意思,今天早上不知为啥一直传不上来,晚上我一定传上来。
% {) { [# C1 q% I- j; _- g3 D! V" v
DSP Development Kit, Stratix III Edition" \8 y$ y$ ~% r
he DSP Development Kit, Stratix® III Edition is RoHS compliant and delivers a complete digital signal processing (DSP) development environment. The kit facilitates the entire design process from design conception through hardware implementation. The DSP Development Kit, Stratix III Edition includes the Stratix III FPGA development board, a data conversion high-speed mezzanine card (HSMC), MATLAB/Simulink evaluation software, power supplies, and cables. For further DSP based design productivity, the DSP Builder development tool is available separately.
! I& k$ E9 X) S& `% [! J+ Y' ~4 G; V
Ordering information* T8 R. b n m
Development kit contents) N, H4 R' Q1 W. D \
HSMC interface ! W8 B% x- w, D$ I& P
Board picture " a' ?2 ?. C9 B* l$ L/ g
8 M) m8 i% g( E/ s0 Q+ j5 ^3 `
Development Kit Contents
! _5 }: \ ^; ?) r5 S# u& u( V& c7 U: t6 Y9 c p6 C' O
The DSP Development Kit, Stratix III Edition features:4 ?3 [, l8 b4 S6 v
; \: Q7 z% E- B, z
Stratix III development board (see Figure 1)
- m r& i! Z/ b5 C. x. P1 PHigh-performance Stratix III EP3SL150F1152 FPGA2 h5 v1 [6 _9 e& i* B6 L
DDR2 SDRAM and QDR II SRAM
+ o1 {1 v# y9 @PSRAM and flash memory/ G: r( x8 U& t# z. O/ q3 W
USB 2.0 MAC/PHY; {" v% [) d! t7 ^+ Q+ T5 p( ]
Graphics and character LCD displays* r" U# @1 t8 g0 |4 {$ {6 z
On-board embedded USB-BlasterTM download cable' F* Y% o5 v9 o% |
Data conversion HSMC
4 @, Q" z& a$ S, y2 b8 |! |6 ETwo 14-bit, 150-million samples per second (MSPS) analog-to-digital converters (ADCs)
! ~# k3 K) `! c7 y" {7 T- tTwo 14-bit, 250-MSPS digital-to-analog converters (DACs)! ]5 C' L2 @0 ~! m5 R8 c
Audio in/out/mic, ?" j |; S3 c
Power regulators and data converters
: G) c7 |1 H7 r" J5 {LTM4601EV: 12-A DC/DC μModule/ n" O, J" C6 o, ?! Y5 ~2 {* w, V
LTC3026EDD: 1.5-A low input voltage, very low dropout (VLDO) linear regulator
6 h9 c5 O' ~6 k" h1 VLT1761ES5-SD: 100-mA, low-noise, low dropout (LDO) micropower regulators in SOT-23
3 t; h+ S$ O8 U* o% WLT1374CFE: 4.5-A, 500-kHz step-down switching regulator
+ c: ^! P+ E" b& y; yLT1931AES5: 1.2/2.2-MHz inverting DC/DC converters in ThinSOT
+ ?( @ K0 J) i; ^3 H0 y- E5 uLTC2402CMS: 1/2-channel 24-bit μPower no latency delta-sigma ADC in MSOP-10
7 _5 ~2 O; z* b1 n* X+ j3 cMATLAB/Simulink 30-day evaluation software
% o- b& S8 R7 I% S; F1 A1 oHSMC Interface" ]) D0 k' Z- s' f
" S/ A' G: x8 N4 C% FAltera developed the specification for the HSMC, which is based on the Samtec mechanical connector, to define and standardize the interface between optional daughtercards and host boards. This specification outlines both the electrical and mechanical properties of the interface between daughtercard and host. You can also create your own HSMC interface-compatible daughtercards.; j. P$ f, b& F$ P" w! n1 v4 P
4 C: K1 Z7 R, j0 S: s
Z" \% P3 W1 j/ b. w( c2 J' v
* z9 i# c+ O) M/ K. C# z
: Q. }: I. @/ ~& `$ J( `( e0 E; p# M; o! |0 f
|
评分
-
查看全部评分
|