找回密码
 注册

QQ登录

只需一步,快速开始

扫一扫,访问微社区

电巢直播8月计划
楼主: pcb007
打印 上一主题 下一主题

[仿真讨论] 国内第一块公开展示的25G高速背板!

    [复制链接]

19

主题

510

帖子

3103

积分

五级会员(50)

Rank: 5

积分
3103
31#
发表于 2012-2-21 16:57 | 只看该作者
好帖

0

主题

77

帖子

290

积分

三级会员(30)

Rank: 3Rank: 3Rank: 3

积分
290
32#
发表于 2012-2-22 08:52 | 只看该作者
真是高速呀,学习了。

22

主题

360

帖子

3411

积分

五级会员(50)

Rank: 5

积分
3411
33#
发表于 2012-2-22 10:40 | 只看该作者
:lol估计这辈子我也画不出25G板子

20

主题

145

帖子

1877

积分

四级会员(40)

Rank: 4Rank: 4Rank: 4Rank: 4

积分
1877
34#
发表于 2012-2-22 13:39 | 只看该作者
公布点各种等长绕线的结果啊,这个经常用到

184

主题

778

帖子

7831

积分

EDA365特邀版主

Rank: 6Rank: 6

积分
7831
35#
发表于 2012-2-22 14:30 | 只看该作者
挑战极限 发表于 2012-2-22 10:40
2 {5 K. ?) `: I1 ~  W: u:lol估计这辈子我也画不出25G板子
( r* {5 ]; H6 e
不一定,曾几何时,100M以太网也是王榭堂前燕。在10年前,如果你设计过1.25G的通道,那绝对是牛人。

5

主题

54

帖子

1186

积分

四级会员(40)

Rank: 4Rank: 4Rank: 4Rank: 4

积分
1186
36#
发表于 2012-2-23 08:43 | 只看该作者
各种等长绕线测的是什么东西?测试结果与仿真能否吻合?

1

主题

20

帖子

167

积分

二级会员(20)

Rank: 2Rank: 2

积分
167
37#
发表于 2012-2-23 09:34 | 只看该作者
科技在进步啊,我还有很多东西要学习啊。

184

主题

778

帖子

7831

积分

EDA365特邀版主

Rank: 6Rank: 6

积分
7831
38#
发表于 2012-2-23 10:55 | 只看该作者
本帖最后由 stupid 于 2012-2-23 10:59 编辑 % l: i8 y; [) @# o: q% u

9 t* F  u' v+ s1 A* uAvago Technologies and Texas Instruments are among the companies at DesignCon this week with new components to drive boards and cables to higher data rates over longer distances for less power and cost. They and their competitors are gearing up to enable a next-generation of systems using 100 Gbit/s Ethernet and 10+ Gbit/s interfaces.3 r5 z& K' X+ Y7 g& t: j
3 j% x5 e: J( A
Avago is announcing a 25 Gbit/s serdes that can support transmissions across more than a meter of a backplane and up to five meters of copper cables. It will also demonstrate a 32 Gbit/s chip, likely aimed at next-generation Fibre Channel storage networks.; D8 s3 E* m/ Y: f. U

- a1 x0 S  h1 r$ {: M; R/ RCEI-25G LR 不过才27“,Avago你也太牛啦。
# M6 s5 G' C" @2 M
( T. @( v$ m6 m1 l1 @1 DTexas Instruments is rolling out a line of ten 12.5 Gbit/s signal conditioners that drive signals across copper cables over distances of up to 20 meters. The components aim to replace larger, more expensive and power hungry physical layer chips. ; o. X: ]# |/ ]6 W% c# l3 G' ^
. [. b- s# G$ w
密度够高,但能否替代Phy 还要观察2 c5 W/ x$ z; {7 z& i

4 k" C! e" W/ D; SBoth companies are using the latest process technologies and signal integrity techniques to hit new milestones. They join an industry focused on responding to the need to carry ever more data over networks while keeping a lid on power and cost.
, [8 d3 L" J7 o9 ~8 Z6 n8 K0 K2 ^7 Z
Many of the chip, board and cable companies at DesignCon aim to enable 100G Ethernet products that use four lanes running at 25 Gbits/s. The products set to ship late this year will provide reductions in cost, size and power compared to today’s 100GE systems that use ten 10 Gbit/s lanes.5 g- B% ]% G' U& l
; s( K( u/ e- j2 A/ s
去年的DesignCon,就avago展出30Gbps SerDes,NS展出28Gbps retimer,今年好热闹。$ G0 t& J1 Y: l- s/ B* h7 m) I

# X: Z5 a; \5 V9 }7 n" L“The adoption of 100GE is happening much quicker than we anticipated with the rise of things like LTE networks and iPads,” said Sanjay Gajendra, a senior product manager at Texas Instruments. “We still believe mass production [of the next-gen Ethernet products] will be at the end of the year, but a few vendors will demo prototypes earlier,” he said.( j: b( D1 a  B3 z7 _- r
: D8 x. |" P8 u& f# z: x- R& ^
“The bandwidth needs of OEMs are going up incredibly every year,” said Frank Ostojic, general manager of Avago’s ASIC group. “25G will require a system level approach and coordinated work in a close partnership among the board, chip and package suppliers--it will be a kind of chip-set approach,” he said.
; w% r4 B2 M) t
: R" M! x+ \+ Z6 x- l5 xMultiple networking and telecom companies are already designing ASICs that will tape out over the next several months with Avago’s long-reach 25G serdes. The chips comply with the latest 25G standards from the Optical Internetworking Forum and hit new lows in latency and power consumption, numbers that Avago is keeping under wraps.
4 E4 d' Z; C* F' S+ w
  W$ ~0 h1 L7 \3 w“You need 28 nm process technology to make this work,” said Ostojic./ {7 f% ?0 A6 E( O1 j
8 I( S' K( l+ R: }) d; V. g
Avago’s 25G serdes, which will eventually appear in the company’s standard products, employ proprietary techniques in clocking and decision equalization feedback (DFE). Avago also is expected to demo a 100G kit that can be used to optimize designs with any vendor’s serdes including competitors such as IBM, LSI and STMicroelectronics.
* Y5 Q7 r* T+ W9 d3 P9 ~& |
% U  N) X, X* H$ WAvago,你也太狂啦。
- W4 C) m) z/ E8 |/ C; Y8 E. A# f/ @! ]: l5 A8 n7 `
TI’s signal conditioning group, formerly part of National Semiconductor, is using DesignCon to launch a line of 12.5G repeaters and retimers, saving news of its planned 25G parts for later in the year. / f+ [7 f6 n9 N! p
6 x/ H2 `6 s. n( l% P8 J
The repeater chips consume as little as 65 milliwatts driving a 10G channel; the retimers consume about 150 milliwatts. They are meant to serve board, copper or optical cable applications across a range of protocols including Ethernet, Fibre Channel and Infiniband.
" m, |# b5 x2 U5 s1 Z. Q3 b: z* O. k  A- ^3 t' Y8 H$ q
TI的repeater功耗够低,使用bipolar工艺。+ J+ t$ E* ?( _# ^9 V) E" H- J9 N
) l8 |- @! i6 Z
TI uses a proprietary BiCMOS SiGe process to hit the low power figures. Algorithms on the chips measure signals and apply equalization as needed on the fly.
* Y/ T8 s3 C$ i8 o% ^1 f) d7 G+ `" ?* h6 M8 n2 t4 N$ }* u
The company hopes its the signal conditioners will replace external physical-layer chips given ASICs are increasingly building in the serdes and protocol processing functions once handled by the PHYs.  OEMs can save up to 90 percent of the power and 75 percent of the board space used by the external PHYs by taking such an approach, said TI’s Gajendra.
! i* o( T- h6 l" u& F6 z% X, Y$ g: H! q
The PHY makers such as Broadcom and Marvell are likely to offer their own twists on integrated chips and different value propositions. Gajendra said they are still likely to drive greater power consumption. 1 c: j* j! X  T) d2 M2 Y

& F# Z7 P, R( c! x' y! F) F& `& sTI must also compete with other repeater and retimer vendors such as Gennum. Both companies gave demos last year at DesignCon of 25G products in the works.; h7 J( U& _! z, k) Y
( u2 I6 r! }2 c6 j, Z
Engineers are aiming for 25G products supporting 30dB loss, said Gajendra. Products demonstrated to date hit about 25 dB, he said.

25

主题

468

帖子

3646

积分

五级会员(50)

Rank: 5

积分
3646
39#
发表于 2012-2-23 13:28 | 只看该作者
很好 见识到了

6

主题

119

帖子

2190

积分

四级会员(40)

Rank: 4Rank: 4Rank: 4Rank: 4

积分
2190
40#
发表于 2012-2-23 17:08 | 只看该作者
当信号速率越来越高的时候,仿真与测试差别越来越大,制造带来的很多不确定因素影响凸显,粗糙度的参数如何获取?使用材料的多点debye模型在多高速率下比较准确?微带线覆盖绿油参数如何精确控制,如果是镀镍金,厚度比例又是如何?镀层的材料参数如何获取。塞孔材料及深度、表面处理方式有何影响?测试设备如何准确对25G速率进行测试,测试会引入哪些误差。无数个问号待解决??????

点评

那就让问题来得更猛烈些吧!  发表于 2012-2-23 17:33

10

主题

62

帖子

-8942

积分

未知游客(0)

积分
-8942
41#
发表于 2012-2-24 08:09 | 只看该作者
大哥 你把高速背板的测试报告和结论也放出来啊!比如SAS线走什么线宽、间距、怎么包地、怎样的via最合适、怎样的叠层最合理等等,这个才是设计人员真正关心的。

0

主题

5

帖子

7

积分

初级新手(9)

Rank: 1

积分
7
42#
发表于 2012-2-24 08:43 | 只看该作者
{:soso_e121:}

4

主题

111

帖子

999

积分

三级会员(30)

Rank: 3Rank: 3Rank: 3

积分
999
43#
发表于 2012-2-24 09:29 | 只看该作者
1 r7 v) E( J, |0 B( {' y/ X6 r
现在要做个仿真有关的测试板,可以借鉴一下快捷的

0

主题

28

帖子

30

积分

二级会员(20)

Rank: 2Rank: 2

积分
30
44#
发表于 2012-2-24 13:19 | 只看该作者
楼主能有图片上的测试结果么,发来给兄弟们开开眼啊

2

主题

23

帖子

267

积分

三级会员(30)

Rank: 3Rank: 3Rank: 3

积分
267
45#
发表于 2012-2-24 13:30 | 只看该作者
期待...
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

推荐内容上一条 /1 下一条

巢课

关于我们|手机版|EDA365 ( 粤ICP备18020198号 )

GMT+8, 2025-7-8 18:23 , Processed in 0.068549 second(s), 30 queries , Gzip On.

深圳市墨知创新科技有限公司

地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

快速回复 返回顶部 返回列表