|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
本帖最后由 dsws 于 2013-7-1 20:32 编辑 . {- k) w1 H4 B9 S+ V7 ~
! h9 ^' ?" e- s9 kDATE: HOTFIX VERSION: 012
, C" X; s5 J; ^3 L! y: A+ m2 k4 ~===================================================================================================================================. h$ b! Q+ t ?% W
CCRID PRODUCT PRODUCTLEVEL2 TITLE
4 A% Q2 H6 ^) X4 a( R1 Z===================================================================================================================================
( R5 e) A8 W6 K7 @& A7 @914562 ALLEGRO_EDITOR GRAPHICS 3D viewer, PCB Symbol view in DRA needs to be same as in BRD
6 l2 g7 f. F$ R6 L8 R& R1120397 CONCEPT_HDL CREFER CreferHDL attempts to create missing vlog004u.sir files" f5 e( w% e8 S' \9 R2 G- F
1136449 ALLEGRO_EDITOR GRAPHICS about previous shape fill display; H, o; [$ ^+ o
1145635 ALLEGRO_EDITOR SHAPE Auto Voding on the same net shapes with other parameter.3 Y/ d. {: @; L6 b" [# h' d4 J
1150334 ALLEGRO_EDITOR EDIT_ETCH AiDT deletes the clines and turns it back to PLAN line
, p7 W1 W# V7 C- ]9 X1151100 APD VIA_STRUCTURE Net filter not working in replace via structure command.' {+ u4 P$ T# D, K! {6 b. Z( k
1151126 APD VIA_STRUCTURE Getting "group is not appropriate at this time" message when using Temp Group.
Z* W" B7 V7 w4 G& t1151458 GRE CORE GRE crashes on Plan Spatial2 j4 ~3 k& l( s4 v0 o) I* @
1151932 F2B PACKAGERXL PXL error when case is wrong at differen levels in hierarchy6 d1 v7 T2 {& `) I5 w* ?
1152151 ALLEGRO_EDITOR INTERFACES dxf2a gives error [SPMHGE-268], u" v: [% R: r5 X o; g9 A3 s
1152475 PSPICE SIMULATOR RPC server unavailable error while simulating the attached design
2 U. o, W3 r, [1 }8 B3 R1152737 ALLEGRO_EDITOR SKILL dbids are removed because highlighted objects in setting the xprobe trigger4 I7 X7 r5 H9 X* I
1153006 ALLEGRO_EDITOR SKILL axlUIWPrint dose no work correctly in allegro PCB Editor 16.6.1 J( K! Y# r7 J
1153279 CONSTRAINT_MGR OTHER Netrev changing design accuracy from 3 to 2 dec places: b w5 ^& G' _0 g8 J8 S/ W0 `
1153461 SIP_LAYOUT DIE_EDITOR Regression problem in 16.6 ISR: Dia Abstract ECO is causing Die Editor Finish to fail1 J1 {* @+ p9 d: n3 ^1 d0 n) b: f I
1154973 APD EDIT_ETCH Same Net "Line to Line" violation occurs even with "Allow DRC's" turned off.# ^/ ~ V$ d6 b3 r) V
1155227 ALLEGRO_EDITOR DRC_CONSTR via to shape check on the negative layer
& x- L# ? L, ]( x" c- |8 Y N, [$ {0 X' I+ x1 c/ W
5 n9 n& n9 t1 p: e$ k
http://pan.baidu.com/share/link? ... 0&uk=3826038294
. q2 A+ _; ]# u, ~! K2 G) U, l3 o- I% @: Z1 m2 g% d" b
E% v9 T7 R$ h, W4 s/ |8 i3 r
! t4 U5 q: M1 S* z4 O
|
|
[复制链接]
/1 
发表于 2013-7-1 12:00
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
