Cadence Hotfix_SPB16.5.044-2013-6-7

hzqydq

Cadence SPB 16.5下载地址（Hotfix更新至044）

( P$ e& G8 A6 b  FCadence最新版软件SPB 16.5及其Hotfix下载链接如下：
' A) X* x6 Q4 c2 W1 l8 zhttp://dl.vmall.com/c0sfvdb4yy
. |6 i. \! y/ ~9 A  q; |- q
9 }! I4 Z7 |5 KHotfix中只需要安装最新的版本即可。
5 E: A2 k3 d( G- u( |
DATE: 06-7-2013    HOTFIX VERSION: 044
===================================================================================================================================
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
, ~+ R% m9 k- D! w1055338 SIP_LAYOUT     DRC_CONSTRAINTS  Soldermask to Via drcs on bondfingers
1084716 ALLEGRO_EDITOR OTHER            Getting an MPS error when updating CM from SigXplorer
  @# n0 w( \4 o" j  F1104145 ALLEGRO_EDITOR SCHEM_FTB        User defined properties do not appear in PCB
2 p7 J5 L- e9 W# E9 _6 {1106116 FLOWS          PROJMGR          view_pcb setting change was cleared by switching Flows in projmgr.
( x) Y2 C" [# D8 b$ t1106900 CONCEPT_HDL    COMP_BROWSER     Component Browser performance utility should honor CPM directives for include and exclude PPT
1110323 APD            DXF_IF           DXF out is offsetting square discrete pads.
3 K( d8 l/ e9 e1 W! }/ Q# A9 O; K! h1119007 CONCEPT_HDL    CORE             PDF Publish of schematic creates extremely large PDF files
1121020 FSP            MODEL_EDITOR     Cut-Paste from Excel causes empty cell in Rule Editor
1 }/ R  Q, ~" O2 `9 `1121353 ALLEGRO_EDITOR INTERACTIV       Local env setting will change after saving and reopening.
9 A( @0 Z, s& B# s0 H9 E) `# x: a' J1122781 CONCEPT_HDL    CORE             cfg_package is generated for component cell automatically
1122909 CONCEPT_HDL    CORE             changing version replicates data of first TOC on 2nd one
1123581 ALLEGRO_EDITOR MANUFACT         Dimension Line gets changed on board
1124544 CONCEPT_HDL    CORE             About Search History of find with SPB16.5
1125366 CONCEPT_HDL    CORE             DE-HDL craches during Import Physical if CM is open on Linux
1125628 CONCEPT_HDL    CORE             Crash on doing save hierarchy
: {; a; A, r- E1 y7 y1126182 ALLEGRO_EDITOR DRC_CONSTR       Shape fillet DRC in same net thru via to thru via was removed after update DRC.
  ]/ z/ O# D2 I4 C- m% A$ l: s1130945 SCM            SCHGEN           SCM Export Schematic does not copy all cells in the library
1131567 CONCEPT_HDL    OTHER            Lower case values for VHDL_MODE make genview use pin location to determen direction.
7 `1 c! o- C! u6 ^$ [7 [8 n1131650 ALLEGRO_EDITOR PLOTTING         PDF Publisher doesnot display few component defination properties in Property parameters
  p3 H5 |6 }  Z( j1131868 CONCEPT_HDL    CONSTRAINT_MGR   Many net-class constraints "fell off" the design after uprev and Import Design of GEP4
1132457 CONCEPT_HDL    CORE             The schematic never fully invokes and has connectivity errors.
1132575 CONCEPT_HDL    CORE             2 pin_name were displayed and overlapped by spin command.
1132638 ALLEGRO_EDITOR DFA              'dfa_update' crashes when running the utility on the attached foder.
6 K0 {8 q" k8 ], s$ k5 n5 n1133677 CONCEPT_HDL    CORE             Cant delete nor reset LOCATION prop in context of top
1133791 CONCEPT_HDL    CORE             Cant do text justification on a single selected NOTE in Windows mode.
1134083 CONCEPT_HDL    OTHER            Published PDF file's hyperlinks do not work fine when user use double digits partitions for page Border.
1134761 CONCEPT_HDL    CORE             Why does Mouse Pointer/Tooltip display LOCATION instead of $LOCATION property
1138586 ADW            MIGRATION        design migration does not create complete ptf file for hierarchical designs
+ ?$ l& C+ Y- \% i- z4 G# H8 I1139376 CONCEPT_HDL    CORE             setting wire color to default creates new wire with higher thickness
9 J5 E/ [* m3 a( {: j1141300 CONCEPT_HDL    CORE             DE HDL hier_write save hierarchy log reports summarizes Successfully saved block x while block was skipped
1142876 ALLEGRO_EDITOR SHAPE            No DRC error when airgap between place bounds exactly zero
! w2 G! i- |9 M  U2 ]1 a: |1142884 ALLEGRO_EDITOR OTHER            Boolean type user defined property doesn't export to the PDF
1145112 CONCEPT_HDL    CORE             Warning message: Connectivity MIGHT have changed
+ E  c: p8 y6 X1145235 CONCEPT_HDL    CONSTRAINT_MGR   DEHDL CM gives error when trying to launch SigXP
4 ^/ i  Y0 U% t$ |& }  W* a5 s1145253 CONCEPT_HDL    CORE             Component Browser adds properties in upper case
5 _$ [6 X; t( E) M) G& W1145284 CONCEPT_HDL    CORE             Publish PDF crashes DE HDL
1145333 ALLEGRO_EDITOR SHAPE            SHAPE boundary may not cross itself.    Error cannot be fixed.
1145856 ALLEGRO_EDITOR DRC_CONSTR       DRC Line to Thru Pin appear while Fillet be added
1146287 PCB_LIBRARIAN  CORE             PDV expand pins and change origin sets coordinates for few pins wrong and places pins on top of each other after collaps
' Z  `/ [* q/ E6 Y2 {- e3 `; v1146728 F2B            PACKAGERXL       DCF with upper and lower case values on parts causes pxl to fail
3 N6 W* w1 u3 J9 w1147326 CONCEPT_HDL    CORE             HDL crashes when trying to reimport a block

linsky2000

谢谢楼主分享！

iepdcay

可以下载 ，谢谢分享

ckcpyongfu

这种更新的补丁，是怎么安装呢？

linsky2000

ckcpyongfu 发表于 2013-7-31 17:30
这种更新的补丁，是怎么安装呢？

; [, e) d9 M/ X  f1 rhttps://www.eda365.com/forum.php?mod=viewthread&tid=76626
这里有版主介绍的安装方法

fxxxysh

能用吗

joanna413huang

看不到

gaobj

看不到

h3jt

能用吗