|
EDA365欢迎您!
您需要 登录 才可以下载或查看,没有帐号?注册
x
本帖最后由 hing_L 于 2011-5-10 23:27 编辑
3 ~- x) R* Q! k; ^. x
: R" Y4 j" K1 [$ R1 w" P请问下,我连接性检查的时候发现这两个错误,但是无论我怎么改动再重新覆铜错误都不消失!或者错误变成了别的过孔了!
# P$ F; O: k: e _
8 r9 @+ y8 V3 F+ ?2 [+ m3 m; Z& R0 B4 m0 y2 a6 R
7 g3 X g, m& z* C
Isolated subnets for: GND
: d4 {: u, b4 ]*** subnet # 1
$ x, O" i: y" ^% ^1 c! {1 W b% pHATCH OUTLINE(1894.35,1448.23 L2) C9.1 U2.79 C11.2 L1.1 C6.2 U2.78 VIA(1623.7,1490.75 L1) C7.2 VIA(1307.24,1460.75 L1) C5.2 VIA(1022.28,1482.68 L1)
$ O3 R6 Z* b+ z& W0 C*** subnet # 22 t% o* K& X, } ?
HATCH OUTLINE(1924.43,1507.83 L2) HATCH OUTLINE(2815.71,572.88 L2) B1.2 R22.2 C15.2 C17.2 R29.2 C16.2 VIA(1367.05,1749.37 L1) C1.1 R23.2 R19.2 C12.2 U2.53 U3.15 C18.2 R14.2 VIA(2159,1528 L1) VIA(2330.12,1587.48 L1) VIA(2709.61,650.87 L1) VIA(1965.31,1192.2 L1) VIA(2337.76,1819.49 L1) J2.1 VIA(2721,1841 L1) VIA(195,1866 L1) VIA(1219,1760 L1) JTAG1.9% |3 j2 U, `& y( A+ S
4 t2 ]' q) R3 Y/ g% v |
|