|
本帖最后由 超級狗 于 2017-6-15 23:04 编辑
- i) X0 a- v" n- H
5 K! i1 m1 O' tCheck Item
5 F' b+ u6 G6 N* j$ X1 ZIf possible, provide a separate chassis ground to connect the shroud of the RJ-45 connector and to terminate the line side of the magnetics module.& d% b6 r% |) M6 m; x
( r2 v2 R# ]9 Z/ \8 G. ~7 b4 L7 qDetail
/ c0 T1 r; P8 }: j; x. s( PThis design technique decreases EMI of magnetics without integrated USB(詳見附註!). Place pads for approximately four “stitching” capacitors to bridge the gap from chassis ground to signal ground. Typical values range from 0.1uF to 4.7uF. Determined experimentally.0 c/ I# X& @, K$ G& \
7 I7 f- |8 `/ ]; o9 p) J$ X) @
附註% c3 @. g, y: W: I. C) @ S# E
USB 應該是多出來的筆誤,其中有一份就寫對了。想不到連 Intel 內部也是天下文章一大抄!
1 }& P# Y% b' s- t# J% c
) E: h0 i9 x. ]$ d; o' U$ m+ C* x! }
/ L2 \6 C7 L4 B ?/ Z5 ^5 N' p' `發現多份 Intel Layout Check List 都有提到,尤其是耦合變壓器在 RJ-45 接座外面的時候,特別建議這樣的作法。
# R( Q, Y! R: w" W; m4 l! b8 z2 r+ J4 ?9 N8 E$ Q+ d9 U" k
基本上算是縫合電容(Stitch Capacitor)啦!* O! i8 }5 h& O9 d3 b- w& W
! f3 j& [/ ?& h8 A& c9 Q1 A0 Q5 ~) @) E0 D" o! G/ C
! t, \+ i2 C# R) h5 ^- _
|
|