|
EDA365欢迎您!
您需要 登录 才可以下载或查看,没有帐号?注册
x
allegro design entry HDL打开文件报错,提示如下
/ j, q0 o5 F& bcsnetlister 16.6-p001 (v16-6-112A) 9/10/20126 H v; m7 F7 G- l
7 q0 s$ S* j& g. R* H! c
Info: Cell 'r' not found in library 'analog'. The cell is being used from library rf_comp_lib.( L/ h! F$ z1 o) B
Error: Error occured while reading the following pc.db file in design 'sn5'
8 c# u/ ^: e" ?/ [2 h1 ` Ensure that the library 'pspice_elem' contains the cell 'capacitor' in the physical library folder. Also ensure that the logical library name is present in the .cpm and cds.lib files and does not contain any uppercase letters., g, f4 a. O: m% g/ x+ H
Info: Cell 'c' not found in library 'analog'. The cell is being used from library rf_comp_lib.
' a; F* o- |5 h% c4 YNetlist Log File: temp/csnetlister.log
3 V+ O& `4 N {, C- ?csnetlister.exe exited with errors.
$ y- j8 v! R0 X( x l, } b* I p( H2 e1 o( N8 |/ Y% q
求大神指点要怎么办?; \; w2 q9 o" I! b* v
|
|