找回密码
 注册

QQ登录

只需一步,快速开始

扫一扫,访问微社区

巢课
电巢直播8月计划
查看: 659|回复: 1
打印 上一主题 下一主题

Hotfix_SPB16.60.040_wint_1of1.exe

[复制链接]

17

主题

182

帖子

3022

积分

五级会员(50)

Rank: 5

积分
3022
跳转到指定楼层
1#
发表于 2014-12-13 15:14 | 只看该作者 |只看大图 回帖奖励 |倒序浏览 |阅读模式

EDA365欢迎您!

您需要 登录 才可以下载或查看,没有帐号?注册

x
本帖最后由 yangquan3 于 2014-12-13 15:19 编辑 + z) o$ b" _4 \, t; k( n
7 M4 _) m( Y) e: t, i6 \# B" d* {
- C+ W0 W" [: Q: [6 V9 ?- B

- C) {1 f% u/ E7 T+ M- z% QDATE: 12-12-2014   HOTFIX VERSION: 040===================================================================================================================================CCRID   PRODUCT        PRODUCTLEVEL2   TITLE===================================================================================================================================577694  ALLEGRO_EDITOR OTHER            Need to retain padstack edits during "Refresh Symbols"1105280 FSP            MODEL_EDITOR     Negative Voltage leads to 'Internal error. Invalid voltage value -12 specified for pin'1198148 FSP            OTHER            In the Symbol Setup form instances instantiated multiple times must be customized individually1200015 CONCEPT_HDL    CORE             module_order.dat is generated for sym_n view automatically1275209 PSPICE         NETLISTER        PSpice is not considering 3K9 as 3.9K if inside a condition in PSpice template1297335 SPECCTRA       FANOUT           Wrong fanout created in PCB Editor on using the Route Automatic option.1316637 CONCEPT_HDL    PDF              PublishPDF does not set arc lines to the defined line width setting1320581 ALLEGRO_EDITOR OTHER            Dangling line listed in Dangling Line report but no line exists.1326104 CONCEPT_HDL    CORE             Pin dots, pin text do not stay on grid in symbol editor on moving/copying.1329848 CONSTRAINT_MGR CONCEPT_HDL      Export Excel from DE-HDL CM displays 'Server busy' message.1330044 CONSTRAINT_MGR OTHER            Need command line equivalent of cmDiffUtility to save reports as HTML1330122 SIP_LAYOUT     PLACEMENT        When placing IC type symbols in SiP they are being placed as Wire Bond instead of Flip Chip.1330930 CONCEPT_HDL    CORE             Hyperlink in attributes window not working.1336086 SIP_LAYOUT     MANUFACTURING    If a design has bondfingers at a certain angle/position the tool does not create a soldermask opening1338610 MODEL_INTEGRIT TRANSLATION      IBIS to DML failed with incorrect error message.1338925 ALLEGRO_EDITOR MANUFACT         Need a 16.5 route file option in SPB 16.6.1339672 CONCEPT_HDL    CORE             Editing a symbol in PDV results in error (SPCOCN-1731)1339987 ALLEGRO_EDITOR SKILL            axlFormCreate embeddedForm is not working as expected1339989 PCB_LIBRARIAN  LIBUTIL          Con2con exits if Global section of PTF file has NC_PINS1340342 F2B            DESIGNVARI       DE-HDL crashes when trying to use Variant commands1340360 ALLEGRO_EDITOR EDIT_ETCH        On running the AiDT command, if Total Etch Length is defined directly on an XNet, PCB Editor crashes.1340854 CONSTRAINT_MGR CONCEPT_HDL      Component properties are lost during backannotation1341096 SIP_LAYOUT     ASSY_RULE_CHECK  ADRC rule 'Wire to Pad Optical Short' gives wrong results1341330 ALLEGRO_EDITOR DRC_CONSTR       Spacing rules not followed if bond_pad is set to bond_finger1342705 ALLEGRO_EDITOR INTERFACES       IDX incremental bend areas need delete processed first before adds1342910 FSP            SETTINGS         Unable to remove "Don't Use Banks" setting.1343076 SIG_INTEGRITY  OTHER            'OrCAD PCB Professional' tier should not allow Differential Pair extraction1343239 PCB_LIBRARIAN  VERIFICATION     Con2con reporting errors against the wrong primitive1343257 SCM            SETUP            In SCM, unable to add termination to design.1343403 CONCEPT_HDL    CORE             Return code in Search_History prevents DE-HDL launch.1343749 CONCEPT_HDL    CORE             Global Navigate does not always respond1343870 ALLEGRO_EDITOR DATABASE         Import Logic changes VIA net names to GND1343949 FSP            IMPORT_ALLEGRO   Import Instances from PCB Editor does not import FPGA model1344265 CONCEPT_HDL    CORE             DE-HDL crashes on viewing page search1344413 SIP_LAYOUT     DIE_GENERATOR    When composing a die From Geometry the die pads are shifting.1344745 ALLEGRO_EDITOR EXTRACT          Need information about the changes in the format of the report generated using axlExtractToFile()1346277 SIP_LAYOUT     DIE_ABSTRACT_IF  Shape cannot be read when sip_symed_codesign is set.1346318 CONSTRAINT_MGR OTHER            cmDiffUtility shows "unrelease_unrelease.." message and stops1346621 ASI_PI         GUI              Sigrity tools shown in PI Base Analyze menu regardless of option selected1347103 ALLEGRO_EDITOR INTERFACES       Step mapping - 3D view for mechanical symbol) q1 A: w" N$ _4 D  O- L
分享到:  QQ好友和群QQ好友和群 QQ空间QQ空间 腾讯微博腾讯微博 腾讯朋友腾讯朋友 微信微信
收藏收藏 支持!支持! 反对!反对!

12

主题

275

帖子

3244

积分

五级会员(50)

Rank: 5

积分
3244
2#
发表于 2014-12-13 17:05 | 只看该作者
等下载链接,呵呵!
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

推荐内容上一条 /1 下一条

巢课

技术风云榜

关于我们|手机版|EDA365 ( 粤ICP备18020198号 )

GMT+8, 2024-11-26 18:39 , Processed in 0.067032 second(s), 34 queries , Gzip On.

深圳市墨知创新科技有限公司

地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

快速回复 返回顶部 返回列表