|
EDA365欢迎您!
您需要 登录 才可以下载或查看,没有帐号?注册
x
Cadence SPB16.6已经推出,需要的朋友可以点击下面的链接下载:
, a/ k' n0 {' x, Z4 n9 Ldl.vmall.com/c0pxuzug1s
) |: h0 f6 [3 ?+ i0 R+ w里面有补丁Hotfix_SPB16.60.001_wint_1of1.exe
* |# f+ @+ ~0 O+ p# @8 @
9 ^# \- M* z9 |- U5 e9 o; R* ]DATE: 03-7-2013 HOTFIX VERSION: 0051 k( u1 G! L! i/ J
===================================================================================================================================8 s% B7 S; B. i+ @! \, E; p
CCRID PRODUCT PRODUCTLEVEL2 TITLE0 F( _* X) l: f
===================================================================================================================================
. B+ _/ p5 E) z$ K0 j4 R1067770 IXCOM-COMPILE COVERAGE Assertion failed: file ../covToggleCoverageXform.cpp, line 1102. x, m; m( I1 g: ~
1100442 ALLEGRO_EDITOR PLACEMENT Placement queue shows components whichs are already placed
; H( m8 z: _2 |$ q1101555 ALLEGRO_EDITOR DATABASE Allegro Crash frequently
3 r3 G! y" Z3 p1 c1104011 ALLEGRO_EDITOR DATABASE Place replicate move group of a modules leaves traces behind% Y, p: D; v% k; D$ z0 t
1104065 SCM NETLISTER SCM 16.6 has problem generating Verilog with existing sym_1 view
" X8 O/ {0 Q# e4 \; g$ h1104605 F2B PACKAGERXL Pins of function swapped part in block not displayed, {3 b4 w- [4 g+ }
1104790 SCM IMPORTS Corrupt data once SiP file is imported into SCM
- e, D+ [* g4 z; T3 R2 L1105066 APD IMPORT_DATA Import NA2 worked in 16.5 "035" but fails in 037 and 16.6
) Z( x; U7 u5 b5 k. S3 @1106323 ALLEGRO_EDITOR PLACEMENT Unable to locate specific placed symbol on this board as it becomes invisible after placement.
: B$ w* V4 t* C' g1108032 CONCEPT_HDL CORE 'Find' option does not list all Components in the Design; s9 M! _9 h- f/ d) N% i
1109080 ALLEGRO_EDITOR OTHER Window DRC is not working in OrCAD PCB Editor Professional |
|