剧透：DesignCon2013的获奖论文

stupid

1. A reusable generic platform for validation and characterization of high speed mixed signal designs

2. A rapid prototyping of FPGA-Based duobinary transmitter/receiver for high speed electrical backplane transmission

6 T$ M; t9 X: S3. channel to channel crosstalk behavior and design optimization for ddr4 memory buses

( ^8 i7 C" a% ~5 G2 v4. signal and power integrity(SPI) co-analysis for high speed communication channels
9 ^, F9 R: K7 [6 c$ O1 r4 x# O# Q
5. innovative PDN design guidelines for practical high-layer-count pcbs

* b; w* |- N6 H' Z# y6. Time domain and statistical model development,correlation,and analysis methods for high speed SerDes

7. applying microwave techiques to digital systems: a simple case study
' W: v7 ~7 ~/ e3 e1 F5 C
8. high throughput,hign-sensitivity measurement of power supply-induced bounded,uncorrelated jitter in time,frequency,and statistical domains

9. beyond 25Gbps:a study of NRZ and multi-level modulation in alternative backplane architectures
; M7 x  T0 ^, X
10. Memory interface on-chip PDN noise Charachterization,modeling and its impact on timing

; e- P$ r& {- Q, r" \( K) T$ s11. Enabling DFT logic and timing verification in mixed signal designs
+ R6 ~% o0 L# I
12. analytic solutions for periodically loaded transmission line modeling
9 ?+ }2 d  @2 J" i
: O  }& {. [; z% X+ V13. power-signal co-integrity design for multi-Gbps low-power DDR3 mobile platforms
$ H4 \; r1 R5 {9 s
- \/ n0 l. K! y8 {14. power/Ground bump optimization technique on early design stage

. w5 o" t4 Q; n2 p8 n# Z15. DDR memory channel design from passive stub eqalizer perspective

4 A; s& d! i3 R, D7 _$ B! B16. using power aware IBIS v5.0 behavioral IO models to simulate simultaneous Switching Noise

- T  B/ i( f7 N17. validating EMC simulation by measurement in  reverberation chamber
" I) t2 R0 t; t& L- v
* b( B6 I; B' t  D% ]& f18. 3D interposer design and electrical performance study
7 M# J" E5 b" B* k
19. Dramatic noise reduction using guard traces with optimized shorting vias

' [. e+ N& C& ^; E1 g20. effects of ground via asymmetry on mode conversion for high speed differential signals

21. design and analysis of a high-speed parallel interface for coded differential signaling
8 u/ c# Z4 u+ }* ]& }5 ]* d
4 x: G% [, X+ _! w+ d5 V3 F- w22. measurement-based simulation:increasing IBIS-AMI model Accuracy with Data from lab measurements
! @, e9 O. y% {3 s/ j- p7 g
23. accurate receiver clock positioning in high speed parallel buses

* i; S. U0 D/ v2 w1 z24. partial response and noise predictive maximum likelihood(PRML/NPML) Equalization and Detection for high speed serial link systems

) W4 s3 F) ]0 h+ b5 ?$ |8 ~0 p25. Which one is better?comparing options to describe frequency dependent losses
0 f6 V6 e# o$ z7 Q- c0 I3 q$ ]: \
26. a reverse nyquist approach to understanding the importance of low frequency information in scattering matrices
: H/ w' z# ~( E# |/ Z) G# Z
# k. S3 @! ~$ q# f9 H0 I3 G; Y27. Terabit/s packaging design for testing of high speed IC transceivers
1 W! ~- e' s6 _7 ]* g7 |
& }" r9 L0 G! b% B: l28. Channel operating margin(COM):evolution of channel specification for 25Gbps and beyond
1 J  s3 @& \0 L: M% A
8 R9 `3 i3 ~9 m1 L8 B（7楼继续。。。）
2 z8 ^6 K& O. D% \  V( C
0 v. H- T1 p4 T/ |$ N: c

8 c6 X* w9 J4 L: e
  X) i5 B5 e. ]$ J7 B, ?
8 ]4 `, k7 I; o2 i. x: r

frank2

技术无止境，慢慢看

stupid

chenqianwjkx 发表于 2017-3-21 05:51
, j, x8 h2 _0 Y8 t) }& f! t+ R想下载，不知道哪里能下到这些有用的文章

本论坛就有下啊

chenqianwjkx

想下载，不知道哪里能下到这些有用的文章

2821462144

路过，了解，

qiye408

学习下，楼主V5

sleeper2008

只能看名字，还是顶一个

lpch8

分析的好，慢慢看吧。

stupid

# D& |  n/ y# q- X# T
1. A reusable generic platform for validation and characterization of high speed mixed signal designs

Rambus 出品。
, U8 D3 h, [. z* [+ M
2. A rapid prototyping of FPGA-Based duobinary transmitter/receiver for high speed electrical backplane transmission

/ {3 y, t- M' Q# Z; G宾大和Agilent联手，Agilent方面是Mike Resso.

3 ^: V8 A* x: l2 d( S8 P7 u) z3. channel to channel crosstalk behavior and design optimization for ddr4 memory buses
3 V/ ?/ V* l( @  a8 V: Q4 w
/ r" c- V  n: ^7 b: z. NIntel，Xiang Li，DDR4连接器规范的制定者。

4. signal and power integrity(SPI) co-analysis for high speed communication channels

IBM美德研发中心联手。

5. innovative PDN design guidelines for practical high-layer-count pcbs

+ o( _$ [  L  x9 {' |1 N: g) f作者主要来自密苏里理工，其中Siming Pan 和Jun Fan都来自清华，后都就读于密苏里，俩人貌似有师生之谊。
6 T0 `& d8 k, T  h8 d0 p. c- X5 e
$ a+ r1 |8 @- c3 R6. Time domain and statistical model development,correlation,and analysis methods for high speed SerDes
% f3 l; ?+ S! l$ L0 z
2 D/ T3 w" q7 j* z  L( M- `) oLSI和Agilent联合，Agilent是Fangyi  Rao。
0 Q1 W' a' y' f7 u
7. applying microwave techiques to digital systems: a simple case study

0 c# J9 Y+ ~2 O& rCray、SiSoft联合出品。
9 d, d; k. }5 i- P) ]/ }/ |# v, D7 n
8. high throughput,hign-sensitivity measurement of power supply-induced bounded,uncorrelated jitter in time,frequency,and statistical domains
, m" I( R+ l0 H, H
* h7 [) k* H5 U! l, X" f; l3 XAltera出品，3个作者都是亚裔，其中大家熟悉的Daniel Chow，以及一位疑似华人Shishuang Sun。

9. beyond 25Gbps:a study of NRZ and multi-level modulation in alternative backplane architectures

" I* a0 q& `, q5 t% y+ w) jLSI、TE联合出品
" S, v; l( R/ S- J) Z$ P3 S2 P7 x
10. Memory interface on-chip PDN noise Charachterization,modeling and its impact on timing
7 i+ r% M6 Q1 h8 T( u! O4 E& h
Altera出品，9位作者。
8 G% Z' o: |( m( c) i6 Q
9 f  ~3 a) F  q7 |) N* q11. Enabling DFT logic and timing verification in mixed signal designs
. z- x% A/ Y! {) b' o
- o, `  W( X9 v9 c& b: x: k3 YRambus和Synopsys联合出品。

12. analytic solutions for periodically loaded transmission line modeling
: m/ v  k2 s+ i2 N
Intel 和 Ansys 联合出品。
. R+ ~1 l% c6 ?9 R
13. power-signal co-integrity design for multi-Gbps low-power DDR3 mobile platforms
+ U0 p: b$ L3 g  D. L' g0 s
  L0 \: z& N! O6 N" m7 g3 \; w- jSamsung出品，目前似乎还没有用LPDDR3的手机，但是毫无疑问，这将会很快成为智能手机的标配。
$ F* M# E! `& k; ~! p
14. power/Ground bump optimization technique on early design stage

- V/ T# L2 O- A: G2 z% L; a" VSmasung出品。

% q& u0 ~* f( L8 B$ S! F5 c% M15. DDR memory channel design from passive stub eqalizer perspective
$ \' q1 L0 e# Y9 P
Intel，貌似1位华人 Qin Li。

16. using power aware IBIS v5.0 behavioral IO models to simulate simultaneous Switching Noise

+ k! B1 z% a7 l8 _) R  v0 KXilinx 和 Cadence出品，非常有用的SSN仿真文章。

. K. C5 k/ `0 E# _% z17. validating EMC simulation by measurement in  reverberation chamber
+ y7 Q; p: A( }7 q
$ D# @# ^: Z& M% z来自Cisco，作者中有4位华人，3位来自思科中国研发中心，分别是Xiaoxia Zhou，Hongmei Fan，Jinghan Yu
0 M7 L1 K/ a/ `2 ^- T" K
18. 3D interposer design and electrical performance study
4 F) M+ ]6 Y  n, W" y1 X% X
Rambus 联合出品。
  _& g6 h- V1 L; H5 N1 ?/ R$ b
( q: h  J4 V/ J1 ~$ o19. Dramatic noise reduction using guard traces with optimized shorting vias
7 G  i8 \6 y* p8 J+ j/ P7 V* Q2 B; I$ a
Eric  Bogatin和Lambert Simonovich联手
+ ]+ o2 p! D* m( d9 ~
8 ~, u% E0 r) J20. effects of ground via asymmetry on mode conversion for high speed differential signals
& m. X# F, N& M: Y( x6 u3 i
- d, T' S6 ?/ G) [/ |, ]1 cIBM独家出品。
! {: e9 P9 B* t: i0 X$ M1 E- S
21. design and analysis of a high-speed parallel interface for 16Gbps coded differential signaling

Rambus、Samsung联合出品。
1 P, k+ V9 q1 C& M4 G- B- }
1 }( u; C3 `8 I7 ~, ~22. measurement-based simulation:increasing IBIS-AMI model Accuracy with Data from lab measurements
8 Z! y- j7 @6 f& @2 ?
* Q1 r7 x! x9 c2 wSiSoft、Ericsson联合出品。
8 K8 b: p- R( W( G, `
2 R; ]& H- F  v23. accurate receiver clock positioning in high speed parallel buses
# z- F8 y3 i- x! E2 U& |
" J; u: b6 T9 E2 O8 {+ j) ORambus、Altera、xilinx、Qualcomm 联合出品。
' }/ d6 S. R; d% A6 W1 u. R
24. partial response and noise predictive maximum likelihood(PRML/NPML) Equalization and Detection for high speed serial link systems
4 e$ D, S1 u. I& N, D
9 _% |' g5 f7 W! M6 J; a2 I1 ?LSI出品，3作者中有一个中国人，Cathy Ye Liu，1995年清华毕业，后去了美国。
6 V, K% P0 @: t- o4 e6 G
2 M$ |% I7 t! l25. Which one is better?comparing options to describe frequency dependent losses

Eric Bogatin联合CCN，Simberian出品。

26. a reverse nyquist approach to understanding the importance of low frequency information in scattering matrices

Ansys出品

/ a; C* S7 |$ w* h4 I) x27. Terabit/s packaging design for testing of high speed IC transceivers
1 O1 X2 h8 c: ^/ P
8 S9 s# X+ u% S! v+ m5 I出自鼎鼎大名的IBM T.J.Watson Research Center，Xiaoxiong Gu是众多作者中的一位。
) D. h0 w! z5 R8 T& }& Q
* w: I0 ~+ Q& N28. Channel operating margin(COM):evolution of channel specification for 25Gbps and beyond

Intel、Altera联合出品，Mike Peng Li出手啦。

/ r- i6 W7 r, B# @. N9 i从今年DesignCon的获奖论文看，Rambus依然是论文大户，共有5片论文获奖，其中4篇是和别人合作。Intel 4篇，2篇与人合作。Altera 4篇。IBM独自贡献了3篇。 Samsung 3篇，一篇和Rambus联合，跟最近整个三爽的势头一样，表现的很猛。LSI 3篇。Agilent、xilinx、Sisoft都是2篇。多产的Bogatin博士，也是2篇。仿真大户Ansys这次只收获了1篇。 整机厂商，如Cisco、Cray、Ericsson则均收获了一篇。

密苏里理工表现优秀，乔治亚理工则没有收获。
7 Y: u$ _0 j/ L
! E- i6 q) r3 {& D0 K! p- y5 ]5 ^国内SI的领头羊，华为亦有论文宣讲，但未中奖。另外Qualcomm的有线部门开始发力，他们目前的重心应该在10G 以太网上。
& q* W* M) Y2 A% N
' N8 q2 g3 ~$ G/ Z- `% _( x6 n. E" L另外，几乎每篇获奖论文的作者都有一个华裔，从侧面反映出来中国人苦逼，到哪儿都是做民工的命，呵呵……

lpch8

非常感谢分享，那里能下载到论文，每年这个时候就期待。

understudy

0 }- y9 y" m4 O3 T% B. H共享其中几篇SPI方向的文章：

3、Channel to Channel Crosstalk Behavior and Design Optimization for DDR4 Signaling
# L9 y+ G7 }3 y# e& \8 D4、signal and power integrity(SPI) co-analysis for high speed communication channels
5、innovative PDN design guidelines for practical high-layer-count pcbs
! H* E& K  \: W) w9、beyond 25Gbps:a study of NRZ and multi-level modulation in alternative backplane architectures

signory

如何下载这些论文？

dzgking

看到这些感到学无止境啊，叹自己懂得太少

wanily

很好的题目  能看个详细的就好了