17.2 hotfix001-004更新点

金志峰

DATE: 08-14-2016   HOTFIX VERSION: 004
===================================================================================================================================
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
908816  CAPTURE        SCHEMATIC_EDITOR Few graphical operations are active even when a page has been locked
) n8 ^% W+ ?8 M1213923 ADW            LIBIMPORT        Cannot delete parts in the Library Import project (XML)
1250476 PCB_LIBRARIAN  LIBUTIL          con2con does not check for PACK_TYPE
# O$ T* `/ a9 N$ j3 F  j$ K1 w1306441 APD            OTHER            The Minimum Shape Area option in Layer Compare uses an unspecified value
1322242 ALLEGRO_EDITOR INTERFACE_DESIGN Using add connect together with replace etch Option is causing the tool to slow down for certain constraint nets
1326716 ADW            DOCUMENTATION    Dataexchange documentation correction needed
, n& B7 W0 A" x: ^, ^$ n' u6 |1356948 APD            DEGASSING        When using the Degassing tool on shapes the size of the file becomes very large
4 M  U1 a. {! f" }. W7 U1376510 ADW            DBEDITOR         DX output ERROR after Property Display Ordering of Part Classification.
1408218 ALLEGRO_EDITOR MANUFACT         Specifying the Offset value results in unexpected value of the NC Route coordinates in the .rou file
/ J; F7 ^/ e  y2 n( T; r1410485 CAPTURE        SCHEMATIC_EDITOR W shortcut and Autowire active on Locked design
5 Y; X+ s2 }! D) t1413248 CONCEPT_HDL    CORE             Import from another TDO project makes the block read-only
1413287 ADW            LIBIMPORT        Library Import uppercases all Attributes when reading CSV
* v0 q/ I$ ?) t& g. h1417429 ALLEGRO_EDITOR INTERACTIV       Pick box only accepts 1 set of values. You need to close the box and reopen it to draw a rectangle
: @& `9 J" S+ i- f1417442 ALLEGRO_EDITOR INTERACTIV       Spin via stack and only part of the stack spins
1430251 ALLEGRO_EDITOR PLACEMENT        Quickplace placing symbols outside of a polygon shaped room
9 s" G& W2 |. O" s% V1440509 ALLEGRO_EDITOR PLOTTING         Ratsnest do not follow the refdes position when plotting the BOTTOM layer with the 'Mirror' option
1441086 PCB_LIBRARIAN  OTHER            Changes made to a package with sizable pins generated from the sym1 view are not saved
8 o) F0 C# e* B; T1443339 PCB_LIBRARIAN  PTF_EDITOR       ALT_SYMBOLS syntax in PTF file not checked
1444144 ALLEGRO_EDITOR DRC_CONSTR       The 'add taper' command generates line to line spacing DRC
  l  h+ B" ]9 p# [8 F1451766 CONCEPT_HDL    COMP_BROWSER     License error message should indicate which license is required
1451977 CONCEPT_HDL    PDF              Origin of PDF mediabox not starting at (0,0) when PDF page_height and page_width are set
1457138 CONCEPT_HDL    CONSTRAINT_MGR   devices.dml: difference in content generated by _automodel add command and Constraint Manager launch
1458439 F2B            PACKAGERXL       The Packager pstprop.dat file reports false conflicts in net properties
* b+ m# H6 W% o% Y% F& ^1464865 CONSTRAINT_MGR ANALYSIS         For identical nets, topology in DE-HDL CM is different from the topology in PCB Editor CM
6 r! h5 Q$ `$ e9 Q# ]+ D3 x9 v1464948 PCB_LIBRARIAN  VERIFICATION     The errors/warnings do not match between the various tools
1467826 CONCEPT_HDL    PDF              PublishPDF from Console Window creates a long PDF filename
1470106 ALLEGRO_EDITOR MANUFACT         silkscreen program cuts auto-silkscreen lines excessively
1471287 CONCEPT_HDL    CONSTRAINT_MGR   Importing pages from other designs with different units should inherit the source constraint units
& O/ @% k& A" z1472046 ALLEGRO_EDITOR OTHER            Gloss routine, 'Via Eliminate' - 'Eliminate Unused Stacked Vias' is not removing unused microvias from the stack
1472414 ALLEGRO_EDITOR SCHEM_FTB        netrev changes pin-shape spacing rule in constraint region
1472444 ADW            ADWSERVER        Multiple errors in adwserver.out after SPB 054 / ADW 47
1473056 ALLEGRO_EDITOR ARTWORK          Gerber export has additional phantom data not on design
* B) K% G3 R3 H6 X9 Z. H1473900 CONCEPT_HDL    CORE             DE-HDL stops responding when a hierarchical block with variants defined inside the reuse block is enabled
1474020 ADW            DBEDITOR         Unable to modify schematic classification when a part is checked out previously by another librarian
1474066 ADW            DBEDITOR         Bulk edit performance lags when parts included have large number of properties
1474764 ALLEGRO_EDITOR PLACEMENT        In Hotfix 56, the 'place replicate create' command does not produce desired results if a fanout is marked
4 m& L3 E; u$ C5 n  x( d( h1474894 ALLEGRO_EDITOR PLACEMENT        Place replicate fails to include vias when the module is applied to other circuits.
1475650 ALLEGRO_EDITOR OTHER            Using Outlines - Room Outline gives WARNING (axlRemoveNet): No match for subclass name - 'BOARD GEOMETRY/__EPB_SCRATCH_'
1476528 ORBITIO        ALLEGRO_SIP_IF   While translating a .mcm to OrbitIO, the error 'allegro2orbit.exe has stopped working' is thrown
1476920 CONCEPT_HDL    OTHER            Genview consistently fails in some indeterminant manner.
% A/ L' T: i+ f/ c% }" C, J1477369 CONCEPT_HDL    INTERFACE_DESIGN A significant number of problems are reported when running genview with port groups
9 u: \* |0 n/ z. H1478111 F2B            DESIGNVARI       Hierarchical block variant not shown in testcase with S57 although it was working with 2015 release
1478200 GRE            IFP_INTERACTIVE  Allegro give error "Low On Availlable Menory" and then crash
: T* W9 Z5 A+ s) G  H$ T0 |/ d1478680 CONCEPT_HDL    CORE             Unable to move components in a schematic using the arrow keys
7 \1 v! u- l  h# ]4 v1479135 F2B            PACKAGERXL       Hierarchical design reports conflicts when signal names change through the hierarchy
1479153 CONCEPT_HDL    CORE             File - Save Hierarchy flags an error and does not update subdesign xcon
1479227 CONCEPT_HDL    CHECKPLUS        Custom DE-HDL Rules Checker rule flagging invalid voltage in hierarchy
1479454 CONCEPT_HDL    OTHER            DE-HDL issue: locked DIFF_PAIR property is editable
) A: c- d% X, V( t% d% h' C1479569 PCB_LIBRARIAN  OTHER            hlibftb fails with error SPCOPK-1053
1479785 ORBITIO        ALLEGRO_SIP_IF   brd file does not get loaded in OrbitIO
& M6 n) {* H) ?$ `8 r1 J. n1480005 ADW            DBEDITOR         DBEditor/DBAdmin GUI do not allow the same characters in Property  as LibImport CSV Files
; N7 H1 y0 A5 c1480367 SIG_INTEGRITY  OTHER            Differential pair extraction SKILL error, 'parseString: argument #1 should be either a string or a symbol'
( d+ ~6 O6 E9 K1480499 ALLEGRO_EDITOR PARTITION        Cannot delete partition
1482544 ADW            DBADMIN          Hierarchical PPL not functioning correctly
( L/ U9 ^: {1 m4 }% X1483136 ADW            COMPONENT_BROWSE About searching the parenthesis or comma in Component Browser of ADW Mode
1483617 ALLEGRO_EDITOR DATABASE         Delete islands command crashes database with filled rectangles
8 m* B8 p1 T+ [1484100 SIP_LAYOUT     INTERACTIVE      Tool crashes when copying and rotating a symbol
1484781 CONCEPT_HDL    CORE             Three different Hierarchical Viewer issues
1485059 PCB_LIBRARIAN  CORE             Part Developer pin attributes are randomly marked as read-only
1485931 ALLEGRO_EDITOR INTERFACES       Errors generated when importing IDF in an existing board file
- n7 Y% {$ x' I/ q: W8 |8 H1485960 CONCEPT_HDL    CHECKPLUS        Custom DE-HDL Rules Checker rule is crashing the project
1486086 ALLEGRO_EDITOR ARTWORK          Cannot generate artwork.
/ K0 k: m; Z" q# C" S3 _1486378 ALLEGRO_EDITOR PARTITION        Unable to delete orphan partition as it is not listed in workflow manager.
1487085 CONCEPT_HDL    CONSTRAINT_MGR   Import Physical with the Constraints only option reports problems
1487125 ADW            COMPONENT_BROWSE Results not displayed in the component browser when no mfr parts are associated
1487265 CONCEPT_HDL    CORE             Replace command in Windows mode shows incorrect behavior
0 `7 M& f0 |+ ^. W8 u1487496 ADW            DATAEXCHANGE     DX Changes checkout ownership when override action is set to remove existing relationships
2 {$ V, [8 V' y% V9 m1487656 ADW            LIBIMPORT        PreAnalyze reporting false warnings
1487733 CONSTRAINT_MGR OTHER            Running Export Physical - It takes over two hours to update the PCB Editor board
1488753 CONCEPT_HDL    CORE             Import sheets in a design with no change in models: CM_VALIDATION_ON_SAVE variable is triggered
1488758 CONCEPT_HDL    CONSTRAINT_MGR   CM_VALIDATION_ON_SAVE should be a hard stop on Constraint Manager
8 i# z5 T+ d' [, G6 s. R1490299 SCM            OTHER            ASA does not update revision properly
1490744 ALLEGRO_EDITOR SKILL            axlChangeLine2Cline changes line to cline and places it on the TOP layer
1490924 F2B            PACKAGERXL       Save Design/Export Physical is resetting Via constraints
1491351 ALLEGRO_EDITOR OTHER            Create Detail for bond fingers on a custom layer not working
1492013 CONCEPT_HDL    CORE             Stale PNN properties not cleared from schematic on packaging design (backannotation)
1492595 ALLEGRO_EDITOR MANUFACT         Dimension character substitution help is wrong
1492703 CONCEPT_HDL    OTHER            'Global Property Display' not working for symbol edit
. g& w8 I3 J5 q5 _2 ^, S1492777 ORBITIO        ALLEGRO_SIP_IF   OrbitIO import of customer mcm results in crash
1492901 CONCEPT_HDL    CORE             Cannot instantiate a multi-sections symbol (> 10 versions) in Design Entry HDL
1 ]) l7 O7 e- Q1494194 CONCEPT_HDL    CORE             Random display of the 'PHYS_NET_NAME' property in hierarchical designs
1497597 ALLEGRO_EDITOR DATABASE         Show Element on pin shows wrong drill size
& g( F/ `* U+ G* [0 V9 u4 a% U1497956 CONCEPT_HDL    CORE             ADW Library Flow test schematic generation crashes DE-HDL while saving the design when using customer adw_conf_root
- R; N" S4 I  T& A& k3 R2 Q3 ?1498234 ALLEGRO_EDITOR ARTWORK          PCB Editor fails to create artwork and no error is listed in the log file
1499363 CONCEPT_HDL    CORE             Custom attributes under variant management stopped working in Hotfix60
1500422 ALLEGRO_EDITOR SKILL            SKILL function, axlTriggerSet, results in PCB Editor crashing at launch
+ [6 U/ G) t- \5 W3 c% g- j, N1500725 CONSTRAINT_MGR CONCEPT_HDL      Unable to clear pstprop.dat file conflicts
1501093 SIP_LAYOUT     OTHER            Package design variant shows wirebonds connected to a die which is not part of the variant
1501165 F2B            DESIGNVARI       TDO does not manage overlay files and variant_roz1040660_1.ba cannot be created unless variant_merged.dat is checked out
1501294 ADW            COMPONENT_BROWSE Missing tabs such as graphics, properties and classification properties that were there before the migration
7 A5 Q& `/ E0 _1501974 F2B            PACKAGERXL       'Feedback has found Illegal pin swap(s)' error although the pin was already swapped and fed back (B2F) to DE-HDL
8 F: c! p7 S7 t. I1502282 ADW            CONF             What does Message: 3 > 2 means?
1502782 ALLEGRO_EDITOR SCHEM_FTB        Allegro System Architect (SCM) - Export Physical stops unexpectedly without any errors or warnings
" E3 Y; F$ a, Z6 A4 J1504093 ASI_SI         GUI              View Topology and Waveform buttons overlap when Signal Analysis window is resized
% ]2 ?' X8 G% ^& y0 `% Z- H1504767 CONSTRAINT_MGR SCHEM_FTB        Constraint Manager generates errors if the 'sNoF2BFlow' property is added to the Constraint Manager Dictionary
0 P, b7 j% @7 L: ^  h7 p1506110 ALLEGRO_EDITOR DRC_CONSTR       No DRC shown when a text on etch layer is overlapped on mechanical pin
1506654 CONCEPT_HDL    INTERFACE_DESIGN Netgroups broken when moving
+ m  A$ r# ?  `: k  `1507497 ADW            COMPONENT_BROWSE Switching rows in component browser does not change the graphics of the symbol
1509184 ALLEGRO_EDITOR DATABASE         BB vias in mirror have terminal pads suppressed by artwork
1510387 FSP            EXTERNAL_PORTS   Break in extending a net as a deep connection when it is targeted to multiple FPGAs connected in a daisy chain
1510570 ADW            DATABASE         ERROR: Unable to check in block model because the part with instance id used in the model is not available in the databa
1511180 ADW            DBEDITOR         The DBEditor dialog wizard shows an incorrect message about a schematic mode when performing an association of a footpri
1511397 SIP_LAYOUT     TECHFILE         Tech file exported from release 16.5 cannot be reused in SiP Layout in 16.5 or 16.6
$ S  j# Y) m, W( L, I4 i1511744 ALLEGRO_EDITOR OTHER            Allegro PCB Editor removes property from component instance
- F, o3 c; i1 Q1511761 SIG_INTEGRITY  OTHER            Allegro PCB Editor crashes on running the cns_show command.
1511947 ADW            DSN_MIGRATION    Command line arguments of the 'designmigration' command are not working
: ~9 X$ Z% J1 I  W9 L! k1513085 CONCEPT_HDL    CORE             NC pins combine with NC_1 and routed as one net in Allegro PCB Editor
1513092 ADW            DBEDITOR         Create Footprint Model name is not working properly if it already exists in the local flatlib
4 O6 y- F7 o5 R' x6 \1513737 ADW            CONF             DesignerServer from a different network domain does not show distribution data
1514469 CONCEPT_HDL    CORE             Unable to get rid of an underscore from the PHYS_NET_NAME property
1514942 SIP_LAYOUT     CROSS_SECTION    Why is AIR not permitted in stackup in 17.0?
1515318 PCB_LIBRARIAN  IMPORT_EXPORT    Import Pin Table: 'CTRL + C' and 'CTRL + V' not working correctly
1517351 CONCEPT_HDL    CORE             Genview does not update an existing split symbol
1517388 ALLEGRO_EDITOR SHAPE            DRC error reported as PCB Editor fails to read the void for a via
- p: E( Z8 Y7 ]4 J+ R1518032 CONCEPT_HDL    SECTION          How to get rid of error 'SPCOCN-2009 - Symbol has the SEC property but the required SEC_TYPE property is missing.'
9 t/ c$ u2 m" f$ N9 r1 t( Q" t1518724 PCB_LIBRARIAN  PTF_EDITOR       PTF Editor is not saving changes
1519040 ALLEGRO_EDITOR DATABASE         Match groups are lost when a board created in SCM is saved in Allegro PCB Designer.
/ e1 P5 K/ P1 M- C0 A7 }1519518 CONCEPT_HDL    OTHER            Genview does not generate split symbols
; Y9 r! {& d5 R% p9 E1519623 CONCEPT_HDL    CORE             Differential pair added to a NetClass does not display 'NET_PHYSICAL_TYPE' on the canvas
1519910 CONCEPT_HDL    INTERFACE_DESIGN Hotfix 62: Information on manually-remapped port groups is not saved, but reset to default
& p1 d. r2 l. u: M6 X1519946 CONCEPT_HDL    CORE             Renaming a net leads to loss of constraints associated with the net
1519987 ALLEGRO_EDITOR SCHEM_FTB        In Hotfix 61, constraints are lost on importing a netlist
) a+ k& K$ ~. s' m2 J+ v# a3 K1520207 CONCEPT_HDL    CORE             Genview crashes after renaming ports
1520727 CONCEPT_HDL    CORE             In Project Manager, the 'Design Sync - Export Physical' command does not automatically update the schematic
( D4 f) g) D* c8 y1 {7 @0 A1521174 SIP_LAYOUT     DIE_STACK_EDITOR Padstack shapes not converted correctly to die-stack layer using Die-stack Editor
1521871 CONSTRAINT_MGR CONCEPT_HDL      CM from DEHDL Allows Creation of Layer Set Name with Illegal Space and No Warning
' X9 d: Z. m2 ^" d+ z2 a' T0 X1522831 APD            OTHER            axlSpreadsheetSetColumnProp with 'AUTO_WIDTH' propName does not autofit the contents.
1522900 ORBITIO        ALLEGRO_SIP_IF   Padstack shape distortion after translation to OrbitIO from SiP design
& d# g# R6 l9 D1 c1523237 ALLEGRO_EDITOR SKILL            SKILL function axlDBGetExtents() causing PCB Editor to crash
1523426 ALLEGRO_EDITOR DRC_CONSTR       Dynamic shape not adjusted based on keepout; DRC generated
) s! u2 H! Y- Q) ]  v8 L6 D1524875 F2B            PACKAGERXL       Packaging using csnetlister fails, while manual packaging of individual blocks works fine
1525432 CONSTRAINT_MGR OTHER            User-defined property not being transferred from DE-HDL to PCB Editor
! R% h5 n# A  Z! i1525883 ADW            DATABASE         invoking libimport on an existing DB should verify that the libimp_su variable is set correctly
1525948 F2B            PACKAGERXL       Reference designators assigned by the Packager tool are not correct
1526914 ADW            LIBIMPORT        Can not import to new library DB
7 m+ i( l3 p" Z+ F0 c# U1527321 ALLEGRO_EDITOR SCHEM_FTB        Unable to create netlist with the 'Open Board in OrCAD PCB Editor' option in Hotfix 63
& O9 K, s& L3 K; U" u' K1528075 CONCEPT_HDL    OTHER            Auto Generate: DML model assignment fails with error 'There is PHYS_DES_PREFIX property in PTF file.'
: u+ I& K5 d2 s0 ]1528235 ADW            DBEDITOR         About the rule "Validate Classification Property and Property Values" of Release/Pre-Release
# Q( z) r# o$ r1528254 CONSTRAINT_MGR CONCEPT_HDL      Import Logic with the 'Overwrite current constraints' option is deleting some attributes
& b; Z* |3 n& o9 S% r) _1528398 ALLEGRO_EDITOR SCHEM_FTB        Problem with pin number format used in NC property
1528479 ADW            LRM              LRM crashes when opened on a lower-level block in a hierarchical design
% b* S0 F( i4 G" b6 _9 L1528894 ADW            DBEDITOR         Lack of PTF_SUBTYPE in the classification prevents Part's release
7 a! j  h7 p6 U3 |  N2 P1529178 SIG_EXPLORER   OTHER            Values not transferred correctly for PinPairs when created ECSET from a net
2 }: d8 \) o( f/ W1529209 CONCEPT_HDL    CORE             When adding a component symbol version, the More option does not show all the versions
: E, f  ?0 Z& k1529720 CONCEPT_HDL    COPY_PROJECT     Running ADW copy project does not update the 'master.tag' file
6 d1 A* @$ Y# S6 y9 _3 J! W5 {1530445 ALLEGRO_EDITOR EDIT_ETCH        PCB Editor crashes when 'Add Connect' is used
; }: m, b7 z, M! j  V+ Y1530707 CONCEPT_HDL    CORE             Request to recover a 16.6 design after DE-HDL crashes
1531425 CONCEPT_HDL    CORE             DE-HDL crashing while trying to add a NetGroup
1532865 CONCEPT_HDL    CHECKPLUS        Provide the ability for Rules Checker to report a GND symbol from the standard, and not our local library, in .mkr
1533543 ADW            DBEDITOR         Component Browser free text search returns 2 parts when only 1 exists
1536273 CONSTRAINT_MGR CONCEPT_HDL      Model-defined differential pair is removed, and Constraint Manager Design Differences does not report an issue
1537055 CONCEPT_HDL    CHECKPLUS        Rules Checker - POWER_PINS value not obtained when schematic instance has the POWER_PINS and POWER_GROUP properties
( `+ W7 q9 u! u' \6 h1 g9 W! ^7 d- z1537339 CONCEPT_HDL    INTERFACE_DESIGN No warning is flagged when moving a Net Group over a net
1537521 FLOWS          PROJMGR          Do not allow project creation if there are spaces in directory or file names on the Linux platform
1539077 ALLEGRO_EDITOR SYMBOL           PCB Editor crashes when choosing 'Layout - Renumber Pins'
1539227 CONCEPT_HDL    CORE             Renaming a page from the hierarchy browser crashes the schematic editor.
1539997 ALLEGRO_EDITOR SKILL            PCB Editor crashes when the axlStringRemoveSpaces() command is run
7 Q1 }* c. ~, [8 l' f  Z0 Y+ P1541532 SCM            SCHGEN           Generate Schematics crashes with 'Out of Memory' error
' [" q$ f3 M( j# z( F6 T1541680 CONCEPT_HDL    DOC              A dot (.) or period in design name created 2 separate design folders in worklib
: v! ~- T7 m& e4 v1 H: h( W7 ^1542817 ALLEGRO_EDITOR DATABASE         Import Netlist not getting completed on specific board
, F  F$ W; c" F: |1542949 ASDA           EXPORT_PCB       Export to PCB Layout Fails to Accept Entered Output Layout File Name
1543537 ASDA           NEW_PROJECT      While creating new projects, the new folder name is not visible clearly in the explorer
$ S  I& b' i; M: X- m) F) \2 o+ r1544060 SCM            SCHGEN           Generate Schematics causes Allegro System Architect to crash
1544633 APD            STREAM_IF        The 'stream out' command causes Allegro Package Designer to crash
6 o! F4 l( _: g; W" M4 ]0 T1544698 ALLEGRO_EDITOR PLACEMENT        'place replicate' does not add clines and vias to fanouts if fanouts are marked
1544856 ASDA           CANVAS_EDIT      Edit > Find places the process (UI) behind the SDA tool.
: L6 m: m! A/ N2 M  {5 m1545136 ALLEGRO_EDITOR PLACEMENT        All fanouts are marked as part of one symbol instead of the symbols they attached with
1546062 ADW            TDO-SHAREPOINT   Failure to launch TDO Dashboard, need to update error message with more useful information
5 Y4 I# m$ t% w  l- ]4 R1549105 APD            OTHER            'Stream out' fails with message: 'Request to terminate detected. Program aborted'
1549658 ADW            TDA              Unmapped network folder in TDA
1550052 ALLEGRO_EDITOR PLACEMENT        PCB Editor crashes when copying symbols
3 F$ b. ?1 ]. G! d' k1551635 CAPTURE        TCL_INTERFACE    GetSelectedPMItems returns error for design cache objects
1553027 ALLEGRO_EDITOR UI_GENERAL       Beta - Allegro display freezing very frequently - canvas not resposive and turns white.
1 L& G9 Y9 w8 q- X1555246 ADW            DBEDITOR         Part Copy As does not copy AML and reliability model relations.
7 P; g% p( |+ z# s/ Z1555254 ADW            DBEDITOR         Loose focus on Free Text search Window removes the text.
1557542 ALLEGRO_EDITOR OTHER            DXF export creates strange result for donut-shaped polygon
0 D5 ~5 u) E; u- z, B4 U' G& ?1573039 ALLEGRO_EDITOR INTERFACES       IDX returns control to the general interface prematurely during an incremental IDX export
+ ]+ n9 K/ w+ X, y; R+ x% J1580571 ADW            DBEDITOR         xml files for released FP and padstacks are left in flatlib area.
1580580 ADW            LIBDISTRIBUTION  list files are not getting cleaned up for custom models if they are purged.
1582064 ALLEGRO_EDITOR UI_GENERAL       User defined menus not working in 17.2
; {$ M1 v, ]$ C! L1582628 ADW            TDA              When one user takes an update of physical object while the other user is still checking in the object, TDO crashes
1582856 PSPICE         MODELEDITOR      Getting ERROR: [S2C3471] Base part library does not exist when Export to Part Library, though olb created
/ O, T# q1 X9 h( ]. i1584719 TDA            CORE             Caching errors coming for a board ref project while doing Block update
1587045 CAPTURE        IMPORT/EXPORT    Unable to import PDF file
1587259 ALLEGRO_EDITOR UI_GENERAL       axlUIMenuFind not working correctly for the 'bottom' option
1588736 PSPICE         MODELEDITOR      Model Import wizard says "Invalid configuration" when lib opened in Modeled
1588742 PSPICE         PROBE            Browse icon is missing from Pspice File > Export > text
1590006 ALLEGRO_EDITOR UI_GENERAL       PCB Editor 17.2 crashes when multiple browse windows are opened
, J' v, }" ]# d5 t( i: E1590597 PSPICE         PROBE            Problem with the adaption in the Probe Window icons
  ?8 t* k' |" m& D+ l. T8 v1591264 ALLEGRO_EDITOR UI_GENERAL       Film order in Visibility View sorted alphbetically and does not match with the Manufacturing artwork
( c+ @  r6 ^2 Z1592089 PSPICE         MODELEDITOR      Can not get PSpice DMI Model DLL while using PSpice DMI Template Code Generator
9 d. C' }2 Z/ J8 m1 ?+ }1593436 ADW            DBEDITOR         new Model type form does not focus cursor in window, User must select the Model Name before any text shows up
1594076 TDA            CORE             TDO is crashing on concurrent checkin when one of the user got blocks which are not modified
1595987 ALLEGRO_EDITOR PLACEMENT        Subclasses not getting updated in Placement Edit mode
! A( l5 j6 L: @7 I8 O  s1596162 ASDA           IMPORT_DEHDL_SHE Importing sch pages from DEHDL imports the block as well
3 t6 b- e5 N( |  |; b1597000 CONCEPT_HDL    INTERFACE_DESIGN Renaming NG does not work if >1 segments have NG names
: \  n2 O7 H6 Y& I8 l; [1597406 ALLEGRO_EDITOR SHAPE            Dynamic Shape does not void the traces and voids open areas
1597957 ALLEGRO_EDITOR PLACEMENT        Quickplace: placed and unplaced counts not getting updated
6 a2 g( K% N9 U( `$ K+ Q1 h* k* U' g1600194 ALLEGRO_EDITOR DRC_CONSTR       Update drc command changes the amount of DRC count when using 8 threads
! L, @0 G9 q0 ?, _: d1600800 ALLEGRO_EDITOR GRAPHICS         LINUX 17.2 operation of Update DRC is not the same as Windows – graphics not updating
1602605 CONSTRAINT_MGR OTHER            OrCAD: constraints not getting saved
1602801 SIG_INTEGRITY  OTHER            Dielectric Warning message when opening SiP tool.
1603377 PSPICE         ENVIRONMENT      At Markers Only option does not generate .dat file
1604166 CONSTRAINT_MGR CONCEPT_HDL      Audit ECSets does not work from 'Referenced Electrical CSet' column header
1604741 ASDA           CANVAS_EDIT      tcl console changes the present working directory (pwd) when you open the proj preferences & close it.
4 [! S- z' B% y' [1605310 TDA            CORE             TDA is crashing sometimes in the Join Project wizard
1606861 CONCEPT_HDL    CORE             Crash on Linux during Generate View
: s0 T$ T  i( ?; R& k1606917 CONSTRAINT_MGR CONCEPT_HDL      Importing tech file in DE-HDL Constraint Manager is creating a duplicate 'DEFAULT' cset
1607157 ALLEGRO_EDITOR INTERACTIV       Edit - Change allows lines to be copied to Cutout subclass, but that subclass requires closed polygons
1607330 CONCEPT_HDL    CORE             Variant view schematic PDF corrupted with attach_props set
( `5 D& K* V3 k1 O1607568 ALLEGRO_EDITOR NC               Allegro shows wrong drill legend Top to Top drill.
1607986 CONCEPT_HDL    SKILL            cnGetSetupProjFilePath skill command in SPB 17.2
- T# ^) y" H( J1608524 SIP_LAYOUT     MANUFACTURING    The Display Pin Text tool fails in the 16.6.073 version with a parseString error.
1609400 ASDA           CANVAS_EDIT      RMB > Assign Differential Pair should be grayed out when a single net is selected
6 e$ V' }; V; ?- d: E$ X1609809 ALLEGRO_EDITOR UI_GENERAL       Crash in Allegro PCB Designer version 17.2-2016 on Linux
* v% U# Y% A  X5 G* _: ?& e: z1609856 ALLEGRO_EDITOR ARTWORK          Embedded paste and soldermask showing up in both top and bottom gerber files.
2 z% g* H1 ]" z1609922 CONCEPT_HDL    INFRA            Launching Model Assignment crashes DE-HDL when the temp/edbDump.txt is read-only
1611226 ALLEGRO_EDITOR SYMBOL           Allegro shows crash message while saving flash symbol.
1612108 ALLEGRO_EDITOR OTHER            Netlist Import is crashing with the .SAV message.
1613123 ALLEGRO_EDITOR SKILL            drillType Attribute in Skill for Ovel Drill return OVAL SLOT in place of OVAL_SLOT
1614000 ADW            LIBDISTRIBUTION  lib_dist does not complete and does not allow to delete the .lck file.
1614667 SIG_INTEGRITY  SIMULATION       Different results from Probe in SI Base and SigXp
1 W( x. _* S. E' F2 r1615601 GRE            IFP_INTERACTIVE  Delete Bundle then try to delete plan lines results in fatal error
1616235 ORBITIO        ALLEGRO_SIP_IF   oio2sip import doesn't map layers correctly
4 v5 S. |" ?4 F+ k2 l: ^1616540 SIP_LAYOUT     DRC_CONSTRAINTS  Same net DRC Line-to-Line reappearing after dyn shape update
5 m% P0 a0 {7 o+ q  e1616733 ALLEGRO_EDITOR INTERFACES       Genrad output no longer working in 17.2. Gives Error: extracta process failed. Command terminated
* ~, @6 z) d0 ?& P. f8 f7 W; z1618751 ASDA           DRC              SDA is showing Zero node Net errors when we run DRC checks, but user had RETAIN_ZERONODE_NET 'NO' in Site CPM file.
1618797 ADW            FLOW_MGR         Flowmgr fails to execute command
1618930 CONSTRAINT_MGR INTERACTIV       Hovering over row column cell causes the application to go into a not responding state.
# j0 k3 L& Z6 x) b9 N9 @1620350 ASDA           EDIT_OPERATIONS  Uupdating version for a connector pin looses the pin number
3 {, j7 c" g* r& D$ N1621963 ASDA           SELECTION_FILTER When working in SDA, I am able to select "Pins" on all parts except connection pin symbol.
% C4 y/ q+ f; c/ u' |* q5 A1622715 CONCEPT_HDL    CONSTRAINT_MGR   Extracting a XNet crashes the tool
5 r. q. ?4 o- s7 U1625209 ASDA           IMPORT_PCB       File Import from Allegro shows board differences
& \* K  }0 s# ~DATE: 07-28-2016   HOTFIX VERSION: 003
. G# H- s( h: k& b" C% }===================================================================================================================================
  J. n7 [. W& zCCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
1423889 ALLEGRO_EDITOR EDIT_ETCH        AiDT gets poor routing result
1461626 CONCEPT_HDL    CREFER           CREFER shown to each instance of block pin though net changes
+ c6 D2 `( P  t' W5 C4 g! Y0 z1472456 CONCEPT_HDL    CORE             XCON and design are out of sync
1546151 CONCEPT_HDL    CORE             Add port, Genview, move pin on block - the pin name disappears
1547356 ALLEGRO_EDITOR EDIT_ETCH        Results variations from ISR S034 to S066
1560102 ADW            FLOW_MGR         172BETA: eval in command string does not work
1570032 ALLEGRO_EDITOR GRAPHICS         Issue with 3D View
1574676 ORBITIO        ALLEGRO_SIP_IF   sip->oio eco doesn't work properly
; i- j. u0 Z5 `7 ^" d  `1578876 ADW            ADWSERVER        Component Browser crashes when trying to show details on a part number
7 d; D; g) `% B7 i5 `+ I- e# S1580744 F2B            PACKAGERXL       ERROR(SPCODD-114): Duplicate physical part name NETSHORT found
  q1 B7 L- _! e% T3 C) v5 ^1582863 CONCEPT_HDL    CORE             Generate View creates non existent ports
1584317 CONCEPT_HDL    CORE             When  packager fails, no option to open pxl.log file from design sync window.
1 S- _% d  h. `; A* D/ C1587018 ADW            FLOW_MGR         Project Update at Ericsson in ADW 17.2 asks to specify flow name.
1587157 CONCEPT_HDL    CONSTRAINT_MGR   pstprop.net reports conflicts on nets with VOLTAGE properties
1587498 CONCEPT_HDL    INTERFACE_DESIGN Possibility to tap bus bits removed
1587718 ADW            LIBIMPORT        Library Import Pre-analyze report is not being written
$ N# s4 K/ O% _$ ]$ q+ Q1588197 ALLEGRO_EDITOR INTERFACES       STEP output fails when External copper selected on Win10-17.2
1588786 ALLEGRO_EDITOR OTHER            strip_design reports "Design corrupted message"
; v( P  v! O8 O3 N1589252 CONCEPT_HDL    CORE             Search options go to page origo not chosen component
1589318 ALLEGRO_EDITOR DRC_CONSTR       Via to SMD Fit DRC between Embedded pin and via which do not share layers
5 i; b/ v9 D2 p" y6 i1589979 ADW            FLOW_MGR         Design Name change in EDM 17.2 doesn’t reflect in flow manager in same session of project
1590538 CONCEPT_HDL    DOC              Open Archive shows unclear behavior
1590639 CONCEPT_HDL    OTHER            DEHDL crash when importing design
1590651 CONCEPT_HDL    INTERFACE_DESIGN DEHDL duplicate NetGroups created in Interface Browser and CM
1590720 ALLEGRO_EDITOR INTERFACES       Text Size Parameter file does load names into the text table
1591070 PSPICE         PROBE            PSpice crash while evaluating measurement from trace>measurements
1591223 CONCEPT_HDL    CORE             Variant information does not display on lower level schematic
1594240 CONCEPT_HDL    ARCHIVER         Archiver is not able to change the permissions of the cells archived
1594416 ALLEGRO_EDITOR PAD_EDITOR       Padstack Editor crash in 17.2
1596615 ADW            DBEDITOR         Component Browser didnt come up to search parts, also the database editor didnt return search results
1596780 ALLEGRO_EDITOR SKILL            PCB Editor crashes after doing SRM update and save
1597153 F2B            DESIGNVARI       ERROR SPCODD-53 in Variant Editor
1597385 F2B            DESIGNVARI       Some 16.5 variant DNI parts are now appearing in 16.6 as X-OUT and some don't have X-OUT or DNI
6 P& ]& K$ _% I1 J1598629 F2B            PACKAGERXL       Export Physical crashes
4 n* I  t" Q% ~! D7 e5 K1599452 ALLEGRO_EDITOR ARTWORK          Import Artwork, Mirror option does import pins or shapes.
/ d1 t7 u+ O) T9 y1 q8 g4 u1599744 ADW            FLOW_MGR         Few flow manager buttons are not working in EDM 17.2
1599950 SCM            OTHER            Adding the GND net to parts/pins takes a long time.
1600226 RF_PCB         AUTO_PLACE       Fail to auto-place RF group
1600618 ALLEGRO_EDITOR DRC_CONSTR       case sensitive issue with Physical Constraint Set
2 T9 Z3 ?5 A9 g$ l1600914 ALLEGRO_EDITOR INTERFACES       File > Export > PDF shows the shape as unfilled.
" E" Y+ ?. Y9 G! b. X% h9 q2 W1601165 ALLEGRO_EDITOR DATABASE         Thermal Relief is not added for Rounded Rectangle pad
1601281 ALLEGRO_EDITOR OTHER            STEP model link gets corrupted with SKILL axlLoadSymbol
1601282 ALLEGRO_EDITOR OTHER            Export Libraries will not export device files when there is a space in the folder name.
  O7 `/ F* Q  N0 j1602514 PCB_LIBRARIAN  METADATA         References to some primitives is missing in block metadata causing TDA errors for missing parts after join project
; B) j. F3 [  I+ v; D+ p$ A1602823 SIP_LAYOUT     WIREBOND         SiP Crashed during Add Wire command
- k% ]1 d: }& \  E1602955 ALLEGRO_EDITOR SHAPE            Shape no DRC when there is a Route Keepout in base layer.
1604223 CONCEPT_HDL    CORE             ERROR: SPCOCD-553: Connectivity Server Error
1604746 ALLEGRO_EDITOR OTHER            In 17.2, there is a discrepancy in layer data when importing extracta files into their Mentor Graphics extraction tools.
/ P1 b& W0 u9 ]1605322 ALLEGRO_EDITOR TECHFILE         Cadence SPB17.2 Issue - Long duration in Tech File generation
DATE: 06-31-2016   HOTFIX VERSION: 002
===================================================================================================================================
+ k$ i( O1 r( ECCRID   PRODUCT        PRODUCTLEVEL2   TITLE
===================================================================================================================================
; f0 C+ i4 N2 f: i# u0 {. _1452838 CONCEPT_HDL    CORE             Apparent discrepancy between Bus names and other nets
6 }9 ~; p+ f! P( }4 m5 G2 M. k7 f1469146 ADW            LRM              ERROR(SPCODD-5): Pin '1<1>' on the following primitive instance cannot be packaged in package
1481802 ORBITIO        ALLEGRO_SIP_IF   import of oio to an existing sip offsets the results incorrectly
+ h" S6 w0 E" s1 W9 l; B1518957 APD            SHAPE            Shape void result incorrect
1519155 ALLEGRO_EDITOR OTHER            IPC-2581-B Negative Plane Error
1524947 SIG_INTEGRITY  SIGNOISE         SI Base, PCB SI: Custom Stimulus is not recognized correctly
8 H" \0 q0 _3 d" U0 P% _: V) c& Z/ \+ `1532162 CONCEPT_HDL    CORE             The Rename Signal command does not update split symbols.
, e* _4 o  y9 C) ^2 z1543997 CONSTRAINT_MGR OTHER            Import Logic is overwriting the constraints in attached design.
# f! D2 i5 g: b2 P- ^1544675 ALLEGRO_EDITOR OTHER            Export libraries corrupts symbols if paths do not include the current directory (.)
9 g( D8 u7 K' [6 \* m- t1549097 CONSTRAINT_MGR XNET_DIFFPAIR    Need to warn users creating differential pair(s) in the Physical Tab with nets that have voltage properties set
1551934 ALLEGRO_EDITOR SKILL            axlBackDrill command is not analyzing new layer set when application mode is set to 'None'
" R! ?$ R1 O/ e* C: p& {1554919 ADW            LRM              LRM does not find PTF data for cell 'res' in the reference library
, X) P" s2 _( k1555009 CONCEPT_HDL    INTERFACE_DESIGN Not possible to rename NG
1559136 ALLEGRO_EDITOR EDIT_ETCH        Cannot connect floating clines to vias with nets
1559552 SIP_LAYOUT     ORBITIO_IF       device offset in oio2sip translation
1560301 CONCEPT_HDL    CORE             DE-HDL hangs when Edit menu commands are called on Linux if xclip is open
1560804 ALLEGRO_EDITOR OTHER            Film records order gets reversed when using File - Import - Parameters after File - Export - Parameters
1561501 ORBITIO        OTHER            oio -> SiP refresh seems to hang
1564036 CONCEPT_HDL    CORE             User-defined custom variables are not getting populated in the TOC
. X9 q3 L8 Q, U/ \- I2 v' }) Y1564545 CONCEPT_HDL    OTHER            Signal model property deleted from an instance is not deleted from the instance pins
1564552 CONCEPT_HDL    CORE             Find Net should zoom to the nets on schematic canvas
1566119 CONCEPT_HDL    CORE             Right-clicking the schematic to add a component does not show all the schematic symbol versions
1566848 ALLEGRO_EDITOR ARTWORK          Board Outline artwork is incomplete
1566942 ASDA           MISCELLANEOUS    SDA172: A lot of files in /tmp/ on Linux
1567290 ALLEGRO_EDITOR MANUFACT         Import Artwork fails to import a shape.
; ^# n8 a- _; g; ]* ^! w/ [, p1567587 ALLEGRO_EDITOR MANUFACT         Extended tool name in header of drill file is not correct
1569056 CONCEPT_HDL    CORE             Opening New Cascaded Window Causes Graphics Artifacts on Old Window
1569087 ALLEGRO_EDITOR DRC_CONSTR       Running DRC Update gives the message  'Figure outside of drawing extents. Cannot continue.'
1 N3 W$ I- ]; Z8 `0 x0 J1569147 CONCEPT_HDL    CORE             Signal Name AutoComplete Drop Down List Not Correctly Displayed
0 A: e' E0 D6 {1569394 ALLEGRO_EDITOR SKILL            axlPadSuppressSet( 'on 1 '(via)) not working on SPB17.2
1569924 CONCEPT_HDL    CHECKPLUS        ERROR (body_to_physical_check) - Pin name(s) not found in package : PEX_REFCLK0_N* PEX_REFCLK1_N*...
1570398 SIP_LAYOUT     DATABASE         Diestack layers can't be deleted if there are unplaced symbols in the design
* g$ a+ n: N; a$ h$ w, `1570419 CONSTRAINT_MGR CONCEPT_HDL      How do I add a customized worksheet custom property weblink in Constraint Manager
1570624 APD            ARTWORK          Artwork file has missing voids on a layer and is causing a short
1570678 F2B            DESIGNVARI       Variant Editor error when adding an RSTATE property
7 b6 t3 l0 p% Z  O1571113 CONSTRAINT_MGR DATABASE         Reports generated from cmDiffUtility show the differences in mm units only
1572593 ALLEGRO_EDITOR ARTWORK          ARTWORK: 'Draw holes only' option does not match display
1573127 CONCEPT_HDL    COPY_PROJECT     copyproject creates incorrect view_pcb entry
1573205 CONCEPT_HDL    CORE             dsreportgen is unable to resolve the physical net names (PHYSNET)
1573625 CAPTURE        PROJECT_MANAGER  Toolbar customization is reset when Capture is re-invoked in SPB 17.2
' m9 o3 g9 X" w! L4 K' j; j( B1573755 ALLEGRO_EDITOR CROSS_SECTION    Switching between plane and conductor changes material in Cross Section.
1573970 CONCEPT_HDL    ARCHIVER         archcore fails to archive the <project CPM>.arch file
1574381 CONCEPT_HDL    OTHER            Packager crashes with some advanced settings
1576100 ALLEGRO_EDITOR SYMBOL           Update symbol crashes, creates '.sav' file, but shows update was successful in 'refresh.log'
1577381 CONCEPT_HDL    CORE             ERROR(SPCOCN-2128): The NetGroup structure does not match the PortGroup structure
, [8 z( E+ ?5 S2 Z) p1580103 ALLEGRO_EDITOR DATABASE         dbstat of 16.6 does not recognize 17.X files
1580891 SCM            REPORTS          Dsreportgen crashes on different scenarios
4 K% o" n) N% G- j# p1581254 SIP_LAYOUT     CROSS_SECTION    "Apply" or "Ok" crashes XSection
1584957 ADW            FLOW_MGR         17.2 Flow Manager, JavaScript - Tool Launch Error
1588823 ADW            FLOW_MGR         UNC paths have stopped working in Flowmanager in 17.2
1590064 ADW            LRM              EDM 17.2 gives LRM unnecessarily.
+ K$ g; O/ K* d* f1 DDATE: 05-06-2016   HOTFIX VERSION: 001
# T  \' O6 g7 Z' E4 ?  G' O1 U9 Y===================================================================================================================================
CCRID   PRODUCT        PRODUCTLEVEL2   TITLE
5 S* k6 M6 ]: U===================================================================================================================================
1272355 F2B            DESIGNVARI       Property changes on replaced component shows incorrect result in BOM output
1482953 ALLEGRO_EDITOR DATABASE         Part change disassociates parts from Group
1484075 ALLEGRO_EDITOR PADS_IN          'pads_in' imports ASSEMBLY_TOP  and PLACE_BOUND_TOP outlines that are defined as shapes as lines
( t) F6 V4 [! ~; y1 s8 D5 r& Z9 @1488909 ALLEGRO_EDITOR DRC_CONSTR       Test Via causes net scheduling verification to fail
1498389 SIP_LAYOUT     DIE_GENERATOR    Provide the ability in the 'die in' command to specify flip chip as a DIE symbol
: U$ s7 X; w! K  h  V5 Y) ?1499515 ADW            COMPONENT_BROWSE The Search Criteria property value is automatically being set in the ADW Component Browser
1506672 ALLEGRO_EDITOR INTERACTIV       Replicate Place - Shapes are missing
+ l& v. k  U5 W4 O! l1522411 FLOWS          PROJMGR          License selection should persist on invoking Layout from Project Manager
  C0 v, A7 O- Q$ @1523532 F2B            PACKAGERXL       Adding subdesign names in the "Use subdesign” or “Force subdesign" sections hangs for more than a minute
1525783 CONCEPT_HDL    CORE             \BASE scope does not work for SYNONYMed global signals
: t, n  I3 w1 P0 q1526729 SPIF           OTHER            Exporting a dsn file causes PCB Editor to crash - in the interactive and batch modes
1529846 ALLEGRO_EDITOR SHAPE            Some shapes are not generated in the artwork
& Z$ N3 F9 b  ~2 B! ?/ j+ T6 o1537499 CONCEPT_HDL    CORE             Adding the same version (already placed) with the same split block name should not be allowed
3 R, V# x: e+ {! y9 P0 u2 P1541589 ALLEGRO_EDITOR INTERFACES       STEP model incorrectly shown in 3D viewer. Shows pins as angled.
2 c% W5 x) ]+ c$ I( R% C1542334 CONCEPT_HDL    CREFER           creferhdl leaving lock files in sch_1 folder
1542722 ALLEGRO_EDITOR INTERFACES       IDX export: RefDes and PART_NUMBER missing for mechanical symbols
1543410 ADW            LRM              LRM shows confusing pat status. It reports that update is needed but clicking update doesn't work
1544614 ALLEGRO_EDITOR SKILL            Associative dimension data reaches the 'psm' file despite deleting the layer on which it was set in the 'dra' file
1545370 APD            OTHER            Pads in .mdd file getting placed on different layers as compared to the design
) D3 I6 D4 w$ j9 G- y1545909 ALLEGRO_EDITOR UI_FORMS         Show 'microvia' checkbox in 'Blind/Buried Vias' form only with the 'Allegro_PCB_Mini' license
1546141 ALLEGRO_EDITOR SHAPE            Shapes missing from Artwork
1546877 CONCEPT_HDL    CORE             Align Left on Wires Fails With Incorrect Error Message
/ ?! f1 e, W' m  x/ L1547224 CONCEPT_HDL    CORE             Lock the 'PATH' property once it is assigned by system
1547584 SIP_LAYOUT     OTHER            SiP - Design Variant - delete embedded layer if not selected.
1548116 CONCEPT_HDL    CORE             Some versions of Technology Independent Library do not appear when adding a symbol
1548151 ALLEGRO_EDITOR INTERFACES       Exporting a step file gives a component rotation mismatch in the *.stp file
1548421 F2B            BOM              Parts with same 'BOM_IGNORE' set do not behave the same way in the BOM report
9 X2 b% g! J  q5 I6 `# e/ E1548978 ALLEGRO_EDITOR MANUFACT         Shape not voiding clines
8 L2 D9 G# D  I5 u& H. d1549662 ALLEGRO_EDITOR OTHER            Import Parameters Path' fails if parampath does not have the current directory ('.') set
1549836 CONCEPT_HDL    CORE             Tools -> Customize -> Keys -> Reset does not actually reset keyboard shortcuts
1550941 PCB_LIBRARIAN  PTF_EDITOR       PDV Part Table Editor new column sorting causing problems
1551713 ALLEGRO_EDITOR DRC_CONSTR       Hole to hole drc between Via and pin
2 w8 y4 V8 \2 ?* ]2 ]! k$ y% K1553950 ALLEGRO_EDITOR SKILL            Executing axlUIControl('pixel2UserUnits) crashes Allegro
1554333 CONCEPT_HDL    CORE             Changed connectivity error when aligning ports attached to netgroups
+ O* X) m" \& c  h1 o1555092 SIP_LAYOUT     DEGASSING        Degass offset is not working with hexagons
8 ]+ h8 d- V. A8 b0 M+ K% {1556261 ALLEGRO_EDITOR DATABASE         Running DBDoctor on board file gives an error"Illegal database pointer encountered, Exiting DBDOCTOR." and crashes
- d" x- {7 K6 }( d( D1557716 APD            OTHER            Stream out fails with request to terminate detected - Program aborted
1559951 SIP_LAYOUT     SYMB_EDIT_APPMOD Wrong bump locations after Symbol Editor -> Refresh co-design die
* L0 f7 ?' e4 Q* m/ Y. V8 Y# e1560197 CONCEPT_HDL    CORE             bomhdl adds extra charcters to subdesign_suffix when generating hierarchical BOM
1561077 ALLEGRO_EDITOR INTERFACES       Beta - IDX User Layer export fails on Linux
- y3 q9 f: z+ o+ B( z% N; k0 l' h1562537 ALLEGRO_EDITOR MENTOR           Mentor BS to Allegro 16.6 results in Fatal Error
1564203 ALLEGRO_EDITOR ARTWORK          ARTWORK : Can't generate negative film.
( T# @$ w2 T# O4 K* ^5 v
' ~' `0 T) o" h! N- d4 k

longzhiming99

steven.ning 发表于 2016-9-9 21:38
还是没有可以降到16.6版本的消息。17.2不真心不敢用。

已用17.0一年多，一条路走到底，没有回头路……
+ W; _8 u& I6 v/ D; @, |' ^' H

longzhiming99

  Mentor BS to Allegro 16.6 results in Fatal Error 这行什么意思，跟16.6有什么关系？

每天学一点

好多年前学会建封装后就一直没时间画板练手，现在还一直用PADS

chouhshf

期待分享

金志峰

链接: https://pan.baidu.com/s/1slQrUCd 密码: 41a3

arfu521

谢谢，好东西，正需要

ufoosu

楼主提供下下载链接吧，

minidust

可惜没有链接啊

steven.ning

还是没有可以降到16.6版本的消息。17.2不真心不敢用。

Ivanzhang

谢谢楼主提供更新内容

hua_wind

    谢谢楼主

muller1981

大感謝!
; ~' B1 C2 m/ Q" P1 S5 [: y1 J; iHotfix 一定要來更新與修正的
5 y# l8 J- j; _5 W3 B8 P5 a感謝您~

zxpchx

patch不到"死",不算数.

haoyingxiang

好厉害
" |6 v; |0 {9 j( T" I: R6 o