EDA365电子工程师网

标题: DXDESIGNER封装问题 [打印本页]

作者: i4dm99    时间: 2014-6-7 16:15
标题: DXDESIGNER封装问题
做了一个原理图,有个门电路封装时老是报如下错误信息:, F& [8 S$ J: t/ w

- ~( N! x# b" h" ~/ G3 A3 x+ f. P, t
The mapping of gates in the Component section
$ F" I! N. D5 e( X- A$ qresulted in a gate composed completely of common pins.# L0 a, G" F+ r
That is, all of its pin numbers were found more than once0 c* m* K: [( |0 s
in the Component section. Such a gate is superfluous and6 w5 N9 s# [; L5 T" X4 g6 z
illegal and must be removed by correcting the Parts DataBase
0 L7 N3 W  v# K+ g
6 X  M8 Q( D+ o( B' I1 x( e) a, k5 `7 R5 P6 n/ a
% v6 v5 W% \" q- d/ S& T
求教如何解决?
作者: i4dm99    时间: 2014-6-7 20:22
自己解决了 ,封装时选择update local libriry。。。。此项
作者: xici    时间: 2014-6-29 18:35
典型的器件更新问题




欢迎光临 EDA365电子工程师网 (https://bbs.elecnest.cn/) Powered by Discuz! X3.2