|
|
EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
Cadence SPB16.6已经推出，需要的朋友可以点击下面的链接下载：
2 J" S) s" T x7 C. }( Z; `dl.vmall.com/c0pxuzug1s V; G: j; ?& _) w0 v# M+ ^
里面有补丁Hotfix_SPB16.60.001_wint_1of1.exe
- L( v) l* {5 }+ f* n- D: _
' H; \5 H) l& W( o3 j& w. r% ?& h9 lDATE: 03-7-2013 HOTFIX VERSION: 0052 a; U: b& b A+ r, G( t
===================================================================================================================================
- m% l& ^% V$ KCCRID PRODUCT PRODUCTLEVEL2 TITLE( I F1 a1 L" |
===================================================================================================================================
2 G9 y& l& V6 V# K1067770 IXCOM-COMPILE COVERAGE Assertion failed: file ../covToggleCoverageXform.cpp, line 11029 N: k. u0 f( A% W+ Y( `
1100442 ALLEGRO_EDITOR PLACEMENT Placement queue shows components whichs are already placed
4 ?7 v/ c: D& _8 N/ |* |0 U6 U$ S) `1 M1101555 ALLEGRO_EDITOR DATABASE Allegro Crash frequently
, j, e& F! k8 s" i' b- t1104011 ALLEGRO_EDITOR DATABASE Place replicate move group of a modules leaves traces behind2 v' j' [& x4 ~1 B% J2 I* t _
1104065 SCM NETLISTER SCM 16.6 has problem generating Verilog with existing sym_1 view- z' |- [' w3 x6 i5 K4 w: d
1104605 F2B PACKAGERXL Pins of function swapped part in block not displayed
3 M# m+ e. C) }& w2 o1104790 SCM IMPORTS Corrupt data once SiP file is imported into SCM
! z! X2 m" [9 c; d6 q4 D1105066 APD IMPORT_DATA Import NA2 worked in 16.5 "035" but fails in 037 and 16.6% R; c/ `! i9 }7 C3 _- P& ^2 ^
1106323 ALLEGRO_EDITOR PLACEMENT Unable to locate specific placed symbol on this board as it becomes invisible after placement.
# x+ U& J( P* N: j1108032 CONCEPT_HDL CORE 'Find' option does not list all Components in the Design
) I: S- {. G2 U% {' p1109080 ALLEGRO_EDITOR OTHER Window DRC is not working in OrCAD PCB Editor Professional |
|
/1 
发表于 2013-3-15 15:12
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
发表于 2013-6-29 13:29