找回密码
 注册

QQ登录

只需一步,快速开始

扫一扫,访问微社区

巢课
电巢直播8月计划
查看: 2754|回复: 10
打印 上一主题 下一主题

EE TO PADS 转换问题

[复制链接]

27

主题

496

帖子

3678

积分

五级会员(50)

Rank: 5

积分
3678
跳转到指定楼层
1#
发表于 2013-1-8 14:01 | 只看该作者 |只看大图 回帖奖励 |倒序浏览 |阅读模式

EDA365欢迎您!

您需要 登录 才可以下载或查看,没有帐号?注册

x
我先是 AD的PCB  转换成 PADS 再转换成EE文件,在EE中将线画好。
: j7 D2 k$ `0 C1 `# q5 t  \* [然后用PADS,再导入EE画好的PCB,转换是成功,有提示转换问题,只有元件不见了,其它的还有。怎么解决!!!

: J) ^# {( f! U; ]; m# M
+ V" K; h* f, x- f: T
/ f2 u( u! m: D) G- I! ~. Q7 b转换提示内容如下
! b; I1 q; R# C! DExpedition to PADS Layout Design and Libraries Translator (Version 9.5) 01/08/13 13:54:53( {8 W5 }: i3 K# M+ J
Copyright (c) 2012 Mentor Graphics Corp. - All rights reserved8 B$ Z: p' @- t9 F
" D0 l: I! g7 t% b
------------------------------------------------------------
+ W" S  w3 A2 D# pInput folder: D:\1\EE\PCB\EE.pcb
' ~* d' z. B* Z! _, vOutput folder: EE_pads_5.pcb ) O8 ^& F3 ~- N

. |0 l. @+ {6 m3 d[I] Preparing data...3 \) W, Z+ ?( S2 H
Output file: EE_pads_5.pcb " l% [2 |( b; z- P
[I] Loading...
8 P4 L: h; c0 X[I] Translating Expedition design files from 'C:\Users\ADMINI~1\AppData\Local\Temp\' to PADS Layout design file* a* s' f" B$ B9 S  d+ C, V# Y
[I] Reading Pad Stacks...4 J6 _" Z( L; i$ U6 }5 x9 d" E
[I] Reading Cells...
; B4 x% J. a8 R; j; \5 z5 m[I] Reading Part Numbers...' Q% \4 V* h  A7 }+ G9 l9 d
[I] Reading Job Prefernces...3 c2 n& s3 e4 W% ^9 V2 p
[I] Reading Net Classes...3 C( z* N0 m" z: `( R* e' z/ q
[I] Reading Net Properties...
4 E  ~$ @* c' ~/ d[I] Reading Layout...
4 e9 z! |, x. L, r) N8 r[I] Translating data...+ \" b9 s2 ?1 j. H7 A
[W] All coincident Pad Entry rules are translated to Default Rules level
- F- M: F7 k" ^% @# A4 d# i0 W[W] Discriminate Pad Entry rules found, and the rules were not translated.
% P6 N) |) }/ k! s1 `- ^[W] Route grid is not set. Primary part grid is used for setting design grid.
+ M! X$ _+ R) x) d[W] Part type 'RES' is not found, and the component 'R6' was not translated./ e6 {* \' `6 l  T0 f
[W] Part type 'RES' is not found, and the component 'R9' was not translated.' s' ^) _, y8 O: x9 G+ ^! Q
[W] Part type 'RES' is not found, and the component 'R10' was not translated.
6 k9 O  B% \+ ]7 L% p[W] Part type 'RES' is not found, and the component 'R5' was not translated.( D9 V5 @% F5 I3 h4 b% U
[W] Part type 'RES' is not found, and the component 'R8' was not translated.
6 o+ k. G$ B& z/ M& E[W] Part type 'RES' is not found, and the component 'R7' was not translated.) Y9 y# q# O. D5 b  t/ w
[W] Part type 'RES' is not found, and the component 'R4' was not translated.( w) }% j; {% `& |8 n: c- A. I3 V" ^. t
[W] Part type 'RES' is not found, and the component 'R3' was not translated.+ J$ e+ B8 f9 f4 o( j; i
[W] Part type 'RES' is not found, and the component 'R2' was not translated.3 S6 z9 f: X% S: A. v( w: O
[W] Part type 'RES' is not found, and the component 'R1' was not translated.5 a; u8 B8 z" L* y7 c0 y
[W] Route outlines are not supported, and was not translated.$ z- G4 n6 J/ \
[W] Pin name 'R7-1' has wrong format. The pin was not included into the net 'GND'.  ^$ }! s- P1 T6 ?( p5 i  O; i9 ~2 a
[W] Pin name 'R6-1' has wrong format. The pin was not included into the net 'GND'.
9 f  X/ @0 x' e# {2 ~# t[W] Pin name 'R8-1' has wrong format. The pin was not included into the net 'GND'.
/ e9 d3 e7 Q2 T: Z[W] Pin name 'R9-1' has wrong format. The pin was not included into the net 'GND'.
& s8 Q! z' t$ @) U4 D[W] Pin name 'R10-1' has wrong format. The pin was not included into the net 'GND'.# i+ v- e2 o& X% m3 V
[W] Net 'GND' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
) P, G2 m6 W' W/ K3 y5 L1 U& ?, o" q" I[W] Pin name 'R1-1' has wrong format. The pin was not included into the net 'NETR1_1'.
0 l; W$ l# A; Z( c: P/ `$ O[W] Pin name 'R6-2' has wrong format. The pin was not included into the net 'NETR1_1'.4 [# j$ K" T+ ]
[W] Net 'NETR1_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
2 ~% X; ^1 u$ A4 w- A# a[W] Pin name 'R2-1' has wrong format. The pin was not included into the net 'NETR2_1'.6 q/ ?% k- i; e  i( I! B
[W] Pin name 'R7-2' has wrong format. The pin was not included into the net 'NETR2_1'.
; X$ R0 w* Y8 T2 ?+ q; J; Y[W] Net 'NETR2_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
6 x* Z2 P# U2 V[W] Pin name 'R3-1' has wrong format. The pin was not included into the net 'NETR3_1'.
- ?# y$ |3 h8 d9 A2 F) T) B# n  u[W] Pin name 'R8-2' has wrong format. The pin was not included into the net 'NETR3_1'.4 ]) R. ?- G" W
[W] Net 'NETR3_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
& \: S& q, J/ ?+ i! V* b[W] Pin name 'R4-1' has wrong format. The pin was not included into the net 'NETR4_1'.: U4 A& ]# ]3 ^) @2 Y$ Q
[W] Pin name 'R9-2' has wrong format. The pin was not included into the net 'NETR4_1'.
: _4 i+ \% M* _1 d7 `[W] Net 'NETR4_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.! U; Z5 s7 k" l" t: X' R
[W] Pin name 'R5-1' has wrong format. The pin was not included into the net 'NETR5_1'.
0 @* O/ [/ s" k0 j8 U1 v8 T[W] Pin name 'R10-2' has wrong format. The pin was not included into the net 'NETR5_1'." }8 ~- @! Y# X' i# `
[W] Net 'NETR5_1' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers.
2 H5 x1 T0 t2 g. Z; Q' U, e[W] Pin name 'R2-2' has wrong format. The pin was not included into the net 'VCC'.
. w/ W/ o* W% y+ i3 ~0 t[W] Pin name 'R1-2' has wrong format. The pin was not included into the net 'VCC'., U+ x7 l& C; F% A% w
[W] Pin name 'R3-2' has wrong format. The pin was not included into the net 'VCC'.
2 n2 I+ L  Q( y1 u2 P8 }[W] Pin name 'R4-2' has wrong format. The pin was not included into the net 'VCC'.
. g$ l% a5 m7 z4 y( L0 z[W] Pin name 'R5-2' has wrong format. The pin was not included into the net 'VCC'.# d: g0 X* s2 W; L
[W] Net 'VCC' don't have properly pin pair. Vias of the net were not translated and traces were translated to open coppers., b$ y& Q4 L+ n9 X
[I] Completed
' f$ W+ e/ Q& ?7 g+ N1 S: s
分享到:  QQ好友和群QQ好友和群 QQ空间QQ空间 腾讯微博腾讯微博 腾讯朋友腾讯朋友 微信微信
收藏收藏1 支持!支持! 反对!反对!

29

主题

1008

帖子

7438

积分

六级会员(60)

Rank: 6Rank: 6

积分
7438
2#
发表于 2013-1-8 15:48 | 只看该作者
为什么要转,你不是两个工具都会用么

27

主题

496

帖子

3678

积分

五级会员(50)

Rank: 5

积分
3678
3#
 楼主| 发表于 2013-1-8 17:17 | 只看该作者
本帖最后由 xiesonny 于 2013-1-8 17:58 编辑 4 D3 m3 O7 e; ^4 m
dali618 发表于 2013-1-8 15:48
; O# e! n0 o  {' N7 K5 Q) n为什么要转,你不是两个工具都会用么

' f! I2 k0 ?+ q. Z* ^: u# {
: x+ _5 L7 \- K. s) C# `有些工程,比如AD的,或者PADS的,工程可能已经做了一部分,或者修改比较多,想转入EE中再重新布线。完成后,再转回PADS或者AD中,为一个完整的工程。

173

主题

631

帖子

7451

积分

六级会员(60)

Rank: 6Rank: 6

积分
7451
4#
发表于 2013-1-9 12:29 | 只看该作者
我在转换时遇到icdb出错 请问楼主是怎么设置的?、1 u2 l6 T( C* ?- i2 W

6

主题

169

帖子

2110

积分

四级会员(40)

Rank: 4Rank: 4Rank: 4Rank: 4

积分
2110
5#
发表于 2013-1-9 16:21 | 只看该作者
把CES关闭再转试一试。
你让偶滚,偶滚了,你再让偶回来,对不起,滚远了!

27

主题

496

帖子

3678

积分

五级会员(50)

Rank: 5

积分
3678
6#
 楼主| 发表于 2013-1-9 19:36 | 只看该作者
TOTO 发表于 2013-1-9 16:21
+ z+ F3 ^- M4 B5 ^3 @把CES关闭再转试一试。

: {' L, H9 U/ M+ Z: E- X呵呵,如果EE不能转PADS,比如导入错误,那么关闭CES后,的确就可以导入了。这个方法我知道。' _% H. _9 d  `+ k8 ~* p& c- k; N
我想知道的是,PADS转EE的文件,如果开启CES后,是不能导入的,但关闭后,虽然能导入,但就如我所问的问题一样,没有元件封装的。其它的可以转换

6

主题

169

帖子

2110

积分

四级会员(40)

Rank: 4Rank: 4Rank: 4Rank: 4

积分
2110
7#
发表于 2013-1-10 08:46 | 只看该作者
xiesonny 发表于 2013-1-9 19:36
  p. m3 A7 P- a0 l. o呵呵,如果EE不能转PADS,比如导入错误,那么关闭CES后,的确就可以导入了。这个方法我知道。
! r- M+ w. S" H: O) M我想知道的 ...
2 D% D$ q% S5 R
软件之间的转换不可能十分完美,由于没有看到实际情况,不太清楚造成所述问题的原因所在,但目前的解决方法可以保留转换后工程的线,铜皮孔等需要的信息,拷贝到没有问题的PADS工程上.由于本人能力有限,不知道这样的方法是否可以帮助您解决问题
你让偶滚,偶滚了,你再让偶回来,对不起,滚远了!

27

主题

496

帖子

3678

积分

五级会员(50)

Rank: 5

积分
3678
8#
 楼主| 发表于 2013-1-10 14:17 | 只看该作者
TOTO 发表于 2013-1-10 08:46 / S2 C8 j* h. h8 ]* w
软件之间的转换不可能十分完美,由于没有看到实际情况,不太清楚造成所述问题的原因所在,但目前的解决方 ...
  k2 u! k$ E$ b/ R  Q. P0 B8 l
) J5 `# O4 _% e1 f. z6 X# w' z0 g0 h
呵呵,这样的解决方案貌似不好。5 t3 z9 d* ]- s: _7 G
我说一下具体过程吧。0 c% d( p. k9 N* X9 o
. e3 K, w, p# g( X
1,不管用什么软件生成网络表,或者用原生的DX, 然后在EE中做的PCB工程。基本可以完美导入PADS中。: K% A8 ^! i' r: a  g
2,如果你是AD转PADS转EE,或者PADS转EE,你再想从EE转回PADS,问题就来了,如果打开了CES,要关闭CES才能导入PADS,虽然能导入了,但是,元件却不见了,就像我顶楼所贴的提示内容差不多。
& P6 v& _5 u2 p4 K/ R& i2 c0 d0 n1 |& _/ ?  L
我想解决的是2过程。
* G5 \, z; S; l因为有些工程可能原来是AD的,或者PADS,这样可以在EE中布局布线,完成后,再导回PADS,这样就是一个完整的工程。

5

主题

43

帖子

245

积分

三级会员(30)

Rank: 3Rank: 3Rank: 3

积分
245
9#
发表于 2013-3-3 22:20 | 只看该作者
请问下,EE怎么转PADS?
7 x. ?& d& U/ T8 {4 o! |' G谢谢!

15

主题

46

帖子

1106

积分

四级会员(40)

Rank: 4Rank: 4Rank: 4Rank: 4

积分
1106
10#
发表于 2013-11-12 16:01 | 只看该作者
规则都导进去了吗?

3

主题

27

帖子

159

积分

二级会员(20)

Rank: 2Rank: 2

积分
159
11#
发表于 2014-12-9 16:01 | 只看该作者
CES没打开,在PADS里面import出现iCDB无法打开的错误
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

推荐内容上一条 /1 下一条

巢课

技术风云榜

关于我们|手机版|EDA365 ( 粤ICP备18020198号 )

GMT+8, 2025-4-26 17:48 , Processed in 0.065688 second(s), 34 queries , Gzip On.

深圳市墨知创新科技有限公司

地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

快速回复 返回顶部 返回列表