|
EDA365欢迎您!
您需要 登录 才可以下载或查看,没有帐号?注册
x
Class: DRC ERROR CLASS
* I6 g8 Z) m2 l Subclass: GND w/ s/ K) s. v' z% V2 H% w
Origin xy: (14084.40 9974.80)8 ~. Z4 a- V" r9 g( I7 J' ]
Constraint: Shape to Thru Via Spacing
' m# p- F1 x3 d/ O Constraint Set: DEFAULT
9 V7 O9 y6 a2 R* S+ L+ Q Constraint Type: NET SPACING CONSTRAINTS9 D* m5 S( t4 |0 g1 p% W9 C+ @
! {7 }' l% F3 n& h
Constraint value: 5 MIL
9 u# n# f7 Q# ?- N Actual value: 0 MIL) o2 i i( W* t0 U8 b9 _
, I: T4 K2 p" P9 S9 ~- n
- - - - - - - - - - - - - - - - - - - -
7 y" s' a( `3 D6 p# w$ n Element type: VIA
) q4 s* Y# i' s' w3 q* J2 J9 J Class: VIA CLASS
# w( R( ^ K2 [0 y! Z
( \# s# N7 I6 \# R! D+ e# E origin-xy: (14084.40 9974.80)
, e. g Z' H$ C" K& r6 k w [: z, c: c
part of net name: IO_GND
5 p9 t, q1 l0 A, F7 E% C/ ?2 W8 p, G# Z' I" k/ }* W- z
Connected lines: 1 ( TOP )
$ l, r/ `* ?# G3 J" c6 A; d% c1 G Connected shapes: 1 ( VCC )+ s$ ~0 X, f% A' E3 |
- o+ i7 a4 m$ ]( M padstack name: VIA18D10& b9 ^: N! S" M0 Q; A4 m
. j* s! L, o" d6 F. S/ _! _* E4 X padstack defined from TOP to BOTTOM
# I+ _4 d% m% i! n% M& b rotation: 0.000 degrees5 [$ o9 q9 ~4 Y6 Q' ?" l( Y2 p
via is not mirrored! T2 O* t# u* Z" f% H
请帮忙看一下,这个DRC 问题怎么解决,我是新手,谢谢。 |
|