找回密码
 注册

QQ登录

只需一步,快速开始

扫一扫,访问微社区

巢课
电巢直播8月计划
查看: 4274|回复: 3
打印 上一主题 下一主题

Cadence Allegro 16.5 新功能 支持WIN7

[复制链接]

2

主题

36

帖子

798

积分

三级会员(30)

Rank: 3Rank: 3Rank: 3

积分
798
跳转到指定楼层
1#
发表于 2011-5-29 09:57 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式

EDA365欢迎您!

您需要 登录 才可以下载或查看,没有帐号?注册

x
Cadence Allegro version 16.5 * O1 K4 H' R4 u7 ?! x8 k1 `
At the end of May, 2011, Cadence Design Systems will release the 16.5 version.
4 C3 |/ e/ M4 g3 c/ K0 f0 g' l1 x* s1 p- L9 @; U6 t" b3 U# z
The 16.5 version of the Allegro family of products offer new product bundle configurations, which provides more cost effective solutions to the users. A huge mount of new features are added to the Allegro family. In addition a brand new power delivery network analysis tool is introduced. - q' n6 n5 G) ]: o+ t9 s. s. R( i

( \+ [  Y* b7 D/ a4 T% NA significant change is the transition from hierarchical product bundles to application specific product packaging. The Allegro technology is now available in a very powerful base configuration with the ability to add application-specific options.
' b! J5 W& j2 }# I
# v9 m$ {0 @" f3 b# D" U3 ]The additional application specific options are:& h& B6 s# V# x6 d6 s

, y/ i( n. u4 J" `; ?: H' `Team DesignMultiple designers can work in parallel with one PCB. * I6 ?3 M' Y$ i
) k/ A2 B% X# T$ @+ Q2 l! J9 x. G
Analog / RF DesignAccess to analog and RF design capabilities.
1 g8 E6 I2 F- J. i+ ?
) h; ~" f! U. \High SpeedAbility to define and analyze advanced electrical constraints.7 `7 T6 Q6 D, z7 C+ X" S" S( ~
# ~! {* Y1 J1 x/ _& M/ k
MiniaturizationAdvanced via management on PCB with HDI and embedded components.; l8 g5 k! Z1 q& y
* K, b' o' q2 z0 i* r
PCB RoutingAutorouting with respect to advanced electrical constraints.* ~4 {. g/ u- [1 R( V% k* O

" X3 u5 Q7 r3 Z% E. n' H# V, XPCB Interconnect Design PlanningA new design tool, PCB Interconnect Design Planning, which radically shortens the time for routing of complex PCBs with many buses.
. m$ P; s+ @, H+ B( g5 n+ o/ C0 |
" N, S5 s: m3 E3 t* Z: Q' m7 }0 [New features in Allegro 16.5:
6 Z2 n: E8 }* i. ?  S
  • Dynamic Design for Assembly.
  • Interconnect Flow Design.
  • ECAD-MCAD Co-Design through incremental EDMD.
  • Snake-routing
    5 b8 h) x  `7 }1 d5 ^+ b- ]; }- F& y
. F0 s, W! `+ G$ {

. x: S0 l: C3 K! B% }Support for Windows 7Release 16.5 are fully supported on Windows 7, 32 and 64 bit systems.
* w$ i9 X6 X8 C3 `

4 U( D2 I! t) ?* c& R. u
分享到:  QQ好友和群QQ好友和群 QQ空间QQ空间 腾讯微博腾讯微博 腾讯朋友腾讯朋友 微信微信
收藏收藏1 支持!支持! 反对!反对!

6

主题

330

帖子

3183

积分

五级会员(50)

Rank: 5

积分
3183
2#
发表于 2011-6-3 23:19 | 只看该作者
据说16.3就有snake-route功能,只不过命令被屏蔽了

33

主题

893

帖子

3366

积分

五级会员(50)

Rank: 5

积分
3366
3#
发表于 2011-6-25 12:10 | 只看该作者
期待中。。。。。

1

主题

7

帖子

-8958

积分

未知游客(0)

积分
-8958
4#
发表于 2011-12-9 13:19 | 只看该作者
16.5破解的好像都不能snake,求大牛解答···
您需要登录后才可以回帖 登录 | 注册

本版积分规则

关闭

推荐内容上一条 /1 下一条

巢课

技术风云榜

关于我们|手机版|EDA365 ( 粤ICP备18020198号 )

GMT+8, 2024-11-25 04:48 , Processed in 0.056819 second(s), 33 queries , Gzip On.

深圳市墨知创新科技有限公司

地址:深圳市南山区科技生态园2栋A座805 电话:19926409050

快速回复 返回顶部 返回列表