EDA365欢迎您！
您需要 登录 才可以下载或查看，没有帐号？注册
x
Automated DDR3 Analysis
+ e' A3 f1 r4 v: TQuantum-SI 2008.04 automates signal integrity and timing analysis of DDR3 interfaces. Enhancements include new DDR3-specific waveform quality checks and modeling of dynamic timing behaviors (write and read-leveling). Quantum-SI simplifies the process of perform pre- and post-route DDR3 design analysis, allowing designers to quickly establish their design's operating timing and voltage margins.
( X/ r: D1 g$ B3 i& W) `5 bDDR3 Signal Integrity Enhancements
$ t% D, {! f8 u5 {* ^ c. b. WThe JEDEC DDR3 specification (JESD79-3A) defines a new waveform quality parameter, Time Beyond VAC, or TVAC. This parameter defines the length of time a signal must spend beyond the AC thresholds in order for a transition to be considered valid. This time is dependent on the slew rate of the signal at the receiver input. - t2 y; ?( ~. y7 N( c. ?7 U
![]()
' T. E2 w2 p- C; _1 p# K4 G( vRef: JESD79-3A, Page 162, Figure 101 Quantum-SI 2008.04 adds parameters the IBIS model that allow Quantum-SI to automatically determine whether TVAC requirements are being violated during waveform processing. Violations are automatically flagged and included in the Waveform and Timing report. Violations may also be annotated directly onto waveforms in the SiViewer simulation results display. DDR3 Timing Analysis Enhancements
# a' _- s# O D" aQuantum-SI 2008.04 supports two different types of timing models for DDR3 controllers:
. |8 E5 {( e" I) |0 v ?& i/ s- Programmable timing models allow the user to directly control timing between CK and DQ/DQS on a per-lane basis. These models are used to represent controllers that do not implement training sequences and do not perform automatic write-leveling. The timing model in Quantum-SI is set up with the same tap offsets programmed in the actual system, and Quantum-SI performs integrated signal integrity and timing analysis to predict the system's operating margins.
% a# e9 M3 a# Z3 J7 @ - Dynamic timing models are used for controllers that support automatic write leveling. The timing model describes the controller's ability to adjust its output timing, listing minimum / maximum adjustments and tap resolution. Quantum-SI combines this information with the results of SI simulations to determine the design's optimal design margins (based on infinite tap resolution) and actual design margins (based on the controller's actual capabilities and tap resolution). Quantum-SI also predicts which tap settings the design will use during actual operation. The resulting information is output in the Waveform and Timing report, as shown below.
+ s( \0 F) B5 I* a
![]() Users can utilize this new section of the Waveform and Timing report even if they aren't using a device with programmable output timing. Quantum-SI always computes and displays the optimal timing shift for centering design margins, even when the driving device doesn't have adjustable output timing. Designers can use this information to implement a timing shift using PCB etch to center design setup/hold margins. Thus, this new report can be used to drive post-route timing adjustments for designs other than DDR3 interfaces. DDR3 Design Kits
{) O9 D9 x6 p% g4 M, V3 WArchitectural Design Kits are available for both registered and unbuffered DDR3 implementations. These kits are free to Quantum-SI users under maintenance and can be obtained through regular support channels. Implementation kits are available for select controllers and memory configurations, and customized kits can be developed on demand. For more information on DDR3 Implementation kits, please contact your SiSoft Sales Representative.
. e! H. J) ^. B) c3 J% f# F2 h: v4 `: [5 u2 n
SiViewer Enhancements& T+ b0 N; c# [. _
Waveform Violation Integration& [( o) v' J: X0 y
1 A8 Y) C8 ^* v* x$ U0 i) SWaveform violations flagged by the Quantum-SI engine during waveform processing can now be annotated directly on the waveform display. Users can control which classes of violations are annotated under "Display Preferences / Violations". More information about a specific waveform violation can be obtained by positioning the cursor over one of the violation markers, which causes the violation details to be displayed in a pop-up window, as shown below:
, Q: o0 v g$ x3 o3 i eS-Parameter Display Improvements
* I5 @6 l$ J, U0 w2 u# D$ U; e" _8 J+ y2 E& t+ @4 [% y" N8 u1 }
SiViewer can directly open S-parameter files and display the data. The 2008.04 release includes numerous display and robustness improvements, including the ability to display results for sparsely populated S-parameter data sets.: B2 ?# [: Q5 D8 h# C
Eye Mask Library
$ D$ l) {/ g+ E% S# _: i M% }/ b+ q1 ~0 K4 i8 v- y
A library of standard eye masks is now included with SiViewer, which allows masks to be selected from a drop-down menu. Users can quickly customize and add their own definitions to the eye mask library, which includes support for both simple and advanced compliance masks./ x, | x# l9 v! |
Split View in Eye and FFT Modes6 C- D# q6 a4 V% |1 d( R
8 {6 e* G/ R* l9 ~Eye diagram and Fast-Fourier Transform (FFT) display modes can now be displayed in a side-by-side format, in addition to displaying regular waveform data in a side-by-side format.
2 {3 p, }" n; [- h/ CExport Waveforms in .CSV format5 W# P3 U, `. }9 W# m7 w7 n8 O' U
) |6 I) e, v9 f% D# ]& d k& Q
Data can now be exported from the waveform display to an external file in .CSV format. This allows SiViewer to be used for cropping, scaling and shifting waveform data, then saving resulting waveforms to an external file, either for subsequent processing or for display at a later date.: B/ H) }' l: _0 E' b! q6 T
Cadence Simulation Output (.sim) File Support
- A6 T g( ~2 g: Q$ R
6 _% z. S! L, a1 d5 WSiViewer now directly reads waveform output from Cadence Design Systems PCB SI tools (.sim files). This simplifies the process of comparing and correlating simulation results between tools.5 J. o$ w1 p8 a4 X! L; r
Improved CAD support
& t4 B2 X" ~* N* \5 yQuantum-SI's integration with different CAD systems has been improved in the 2008.04 release. Split plane information is now imported from BoardStation and PADS databases (split plane import from Allegro was already supported). Quantum-SI produces a report that lists where traces cross various layout features (splits, other traces, via anti-pads). Post-layout simulations in Quantum-SI vary trace models based on changes in the cross-section along the length of the trace.
7 ~* n6 ]) Y; }4 _7 R, [Quantum-SI 2008.04 includes improved package import from Allegro. Package designs using wire bonds can be linked into multi-board analysis setups and Quantum-SI will automatically create a simulation model for the wirebond from information in the Allegro database. 5 Z5 n) w/ [4 k- q0 s
Panning in Schematic Editor# ]+ L5 R3 U6 u3 j
Continuous panning is now available in the schematic editor by holding down the middle mouse button. This change makes Quantum-SI panning consistent with the way panning is performed in most other tools. ( \$ L7 w3 o0 m. J; F- X* }
Unified Installer, Updated Licensing3 U; v0 |+ N0 L; n1 C$ m
The 2008.04 software installer includes Quantum-SI, standalone SiViewer and Quantum-Channel Designer. The standalone version of SiViewer has been updated to use a Quantum-SI viewer license when no standalone SiViewer licenses are available. This allows users with Quantum-SI 300 seats (which include multiple viewer licenses) to run SiViewer separately to view Quantum-SI results, view S-parameter data, or display HSPICE (.tr0) simulation results.3 D3 E1 _1 C! u; M) S) N
9 Q# f# g. W$ J" a2 b, F- }3 d
1 C& ?$ S& B$ l6 M' v) ^7 b D: g8 lwww.iometh.com.cn |
[复制链接]
/1 
发表于 2009-2-6 14:17
QQ好友和群
QQ空间
腾讯微博
腾讯朋友
微信
收藏
支持！
反对！
