|
EDA365欢迎您!
您需要 登录 才可以下载或查看,没有帐号?注册
x
我的原理图中明明没有PAGERIGHT-L ,怎么电气检测出来总是有那个? 我该如何做呢?0 L' h3 U2 C1 z" p; q
0 f% {8 s+ ?/ i: I3 E. P0 @
--------------------------------------------------
7 G) D+ p ^9 L4 f6 XChecking Schematic: SCHEMATIC1: q0 X7 Q" i0 \/ U
--------------------------------------------------" o( \0 w* z/ l0 c! z
Checking Electrical Rules / |9 L, g+ Y2 p- { H$ K8 T
WARNING(ORCAP-1830): Unconnected port PORTRIGHT-L
' J/ J+ R# t" V7 q( _6 f6 [! j, f, q; i0 ~- Z SCHEMATIC1, PAGE1 (6.40, -0.80) 5 q f6 t+ r/ Z" b/ s, u1 \6 z
( E% B/ ~0 R4 p, p0 _ ~Checking For Single Node Nets7 x: O* i( X/ G# Z. e$ t1 C& L
WARNING(ORCAP-1600): Net has fewer than two connections PORTRIGHT-L
* Z/ w, q3 [" N' x+ u" v" z SCHEMATIC1, PAGE1 (6.40, -0.80)
. ?- e" |3 [7 B( Q, g5 D+ ?1 a2 ^# M U1 T5 }
Checking For Unconnected Bus Nets
" K' I: G; D+ m' _# Z! m3 h `9 H2 ]8 Z; f0 S- S4 R2 J4 M/ {9 o
Checking Off-Page Connections4 o: |) v( l$ ?& y% u8 \6 }! @
6 k& T1 Z1 f$ |" A1 Z3 l |
|